

PROGRAMME REGULATIONS & CURRICULUM

2024-26

PRESIDENCY SCHOOL OF ENGINEERING

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

MASTER OF TECHNOLOGY EMBEDDED SYSTEM & VLSI

www.presidencyuniversity.in



PRESIDENCY SCHOOL OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Program Regulations and Curriculum 2024-2026

MASTER OF TECHNOLOGY (M.Tech.) in

Embedded System & VLSI

based on Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

(As amended up to the 24thMeeting of the Academic Council held on 3rd August 2024. This document supersedes all previous guidelines)

Regulations No: PU/AC-24.10/ECE19/ESV/2024-26

Resolution No. 10 of the 24th Meeting of the Academic Council held on 16th July, 2024, and ratified by the Board of Management in its 23rd Meeting held on 19th July, 2024.

AUGUST-2024

Table of Contents

Clause No.	Contents	Page Number
	PART A – PROGRAM REGULATIONS	I
1.	Vision & Mission of the University and the School / Department	3
2.	Preamble to the Program Regulations and Curriculum	4
3.	Short Title and Applicability	4
4.	4. Definitions	
5.	Program Description	6
6.	Minimum and Maximum Duration	6
7.	Programme Educational Objectives (PEO)	7
8.	Programme Outcomes (PO) and Programme Specific Outcomes (PSO)	7
9.	Admission Criteria (as per the concerned Statutory Body)	8
10.	Specific Regulations regarding Assessment and Evaluation	8
11.	11. Additional clarifications - Rules and Guidelines for Transfer of Credits from MOOC, etc.	
	PART B: PROGRAM STRUCTURE	
12.	Structure / Component with Credit Requirements Course Baskets & Minimum Basket wise Credit Requirements	13
13.	Minimum Total Credit Requirements of Award of Degree	13
14.	Other Specific Requirements for Award of Degree, if any, as prescribed by the Statutory Bodies	13
	PART C: CURRICULUM STRUCTURE	
15.	Curriculum Structure – Basket Wise Course List	14
16.	Practical / Skill based Courses – Internships / Thesis / Dissertation / Capstone Project Work / Portfolio / Mini project	14
17.	List of Elective Courses under various Specializations / Stream Basket	17
18.	List of Open Electives to be offered by the School / Department (Separately for ODD and EVEN Semesters).	17
19.	List of MOOC (NPTEL) Courses	18
20.	20. Recommended Semester Wise Course Structure / Flow including the Program / Discipline Elective Paths / Options	
21.	Course Catalogue of all Courses Listed including the Courses Offered by other School / Department and Discipline / Program Electives	21

1. Vision & Mission of the University and the School / Department

1.1 Vision of the University

To be a Value-driven Global University, excelling beyond peers and creating professionals of integrity and character, having concern and care for society.

1.2 Mission of the University

- Commit to be an innovative and inclusive institution by seeking excellence in teaching, research and knowledge-transfer.
- Pursue Research and Development and its dissemination to the community, at large.
- Create, sustain and apply learning in an interdisciplinary environment with consideration for ethical, ecological and economic aspects of nation building.
- Provide knowledge-based technological support and services to the industry in its growth and development.
- To impart globally-applicable skill-sets to students through flexible course offerings and support industry's requirement and inculcate a spirit of new-venture creation.

1.3 Vision of Presidency School of Engineering

To be a value based, practice-driven School of Engineering and Technology, committed to developing globally-competent Engineers, dedicated to transforming Society.

1.4 Mission of Presidency School of Engineering

- Cultivate a practice-driven environment with a contemporary Learning-pedagogy, integrating theory and practice.
- Attract and nurture world-class faculty to excel in Teaching and Research, in the field of Core Engineering.
- Establish state-of-the-art facilities for effective Teaching and Learning-experiences.
- Promote Interdisciplinary Studies to nurture talent and impart relevant skill-sets for global impact.
- Instil Entrepreneurial and Leadership Skills to address Social, Environmental, and Community-needs.

1.5 Vision of Department of Electronics and Communication Engineering

To be a value-based, industry driven Electronics and Communication Engineering Department committed to develop globally competent Electronics and Communication Engineering professionals dedicated to transform the society.

1.6 Mission of Department of Electronics and Communication Engineering

- Committed to inculcate application of Engineering knowledge, develop problem analysis and solving skills to be able to investigate complex engineering problems with modern tools.
- Create value-driven engineering professionals who are sensitive to societal concerns of environmental sustainability through ethical conduct.
- Develop excellent communication abilities with core skills of project management and team work.
- Imbibe passion for lifelong learning with individual growth path.
- Commitment towards excellence in Electronics and Communication Engineering education through advancements in research and innovation.

• Design flexible course contents in disciplinary, interdisciplinary and research areas to enhance student's competitiveness.

2. Preamble to the Program Regulations and Curriculum

This is the subset of Academic Regulations and it is to be followed as a requirement for the award of M.Tech degree.

The Curriculum is designed to take into the factors listed in the Choice Based Credit System (CBCS) with focus on Social Project Based Learning, Industrial Training, and Internship to enable the students to become eligible and fully equipped for employment in industries, choose higher studies or entrepreneurship.

In exercise of the powers conferred by and in discharge of duties assigned under the relevant provision(s) of the Act, Statutes and Academic Regulations of the University, the Academic Council hereby makes the following Regulations.

3. Short Title and Applicability

- a. These Regulations shall be called the Master of Technology Degree Program Regulations and Curriculum 2024-2026.
- b. These Regulations are subject to, and pursuant to the Academic Regulations.
- c. These Regulations shall be applicable to the ongoing Master of Technology Degree Programs of the 2024-2026 batch, and to all other Master of Technology Degree Programs which may be introduced in future.
- d. These Regulations shall supersede all the earlier Master of Technology Degree Program Regulations and Curriculum, along with all the amendments thereto.
- e. These Regulations shall come into force from the Academic Year 2024-2025.

4. Definitions

In these Regulations, unless the context otherwise requires:

- a. "Academic Calendar" means the schedule of academic and miscellaneous events as approved by the Vice Chancellor;
- b. "Academic Council" means the Academic Council of the University;
- c. "Academic Regulations" means the Academic Regulations, of the University;
- d. "Academic Term" means a Semester or Summer Term;
- e. "Act" means the Presidency University Act, 2013;
- f. "AICTE" means All India Council for Technical Education;
- g. "Basket" means a group of courses bundled together based on the nature/type of the course;
- *h.* "BOE" means the Board of Examinations of the University;
- *i.* "BOG" means the Board of Governors of the University;
- *j.* "BOM" means the Board of Management of the University;
- *k.* "BOS" means the Board of Studies of a particular Department/Program of Study of the University;
- I. "CGPA" means Cumulative Grade Point Average as defined in the Academic Regulations;
- *m.* "Clause" means the duly numbered Clause, with Sub-Clauses included, if any, of these Regulations;
- n. "COE" means the Controller of Examinations of the University;
- o. "Course In Charge" means the teacher/faculty member responsible for developing and

organising the delivery of the Course;

- *p.* "Course Instructor" means the teacher/faculty member responsible for teaching and evaluation of a Course;
- q. "Course" means a specific subject usually identified by its Course-code and Course-title, with specified credits and syllabus/course-description, a set of references, taught by some teacher(s)/course-instructor(s) to a specific class (group of students) during a specific Academic Term;
- r. "Curriculum Structure" means the Curriculum governing a specific Degree Program offered by the University, and, includes the set of Baskets of Courses along with minimum credit requirements to be earned under each basket for a degree/degree with specialization/minor/honours in addition to the relevant details of the Courses and Course catalogues (which describes the Course content and other important information about the Course). Any specific requirements for a particular program may be brought into the Curriculum structure of the specific program and relevant approvals should be taken from the BOS and Academic Council at that time.
- s. "DAC" means the Departmental Academic Committee of a concerned Department/Program of Study of the University;
- t. "Dean" means the Dean / Director of the concerned School;
- u. "Degree Program" includes all Degree Programs;
- v. "Department" means the Department offering the degree Program(s) / Course(s) / School offering the concerned Degree Programs / other Administrative Offices;
- w. "Discipline" means specialization or branch of B.Tech. Degree Program;
- *x.* "HOD" means the Head of the concerned Department;
- *y.* "L-T-P-C" means Lecture-Tutorial-Practical-Credit refers to the teaching learning periods and the credit associated;
- z. "MOOC" means Massive Open Online Courses;
- aa. "MOU" means the Memorandum of Understanding;
- *bb.* "NPTEL" means National Program on Technology Enhanced Learning;
- cc. "Parent Department" means the department that offers the Degree Program that a student undergoes;
- *dd.* "Program Head" means the administrative head of a particular Degree Program/s;
- ee. "Program Regulations" means the Master of Technology Degree Program Regulations and Curriculum, 2024-2026;
- ff. "Program" means the Master of Technology (M.Tech.) Degree Program;
- gg. "PSOE" means the Presidency School of Engineering;
- hh. "Registrar" means the Registrar of the University;
- *ii.* "School" means a constituent institution of the University established for monitoring, supervising and guiding, teaching, training and research activities in broadly related fields of studies;
- *jj.* "Section" means the duly numbered Section, with Clauses included in that Section, of these Regulations;
- *kk.* "SGPA" means the Semester Grade Point Average as defined in the Academic Regulations;
- II. "Statutes" means the Statutes of Presidency University;
- *mm.* "Sub-Clause" means the duly numbered Sub-Clause of these Program Regulations;
- nn. "Summer Term" means an additional Academic Term conducted during the summer

break (typically in June-July) for a duration of about eight (08) calendar weeks, with a minimum of thirty (30) University teaching days;

- oo. "SWAYAM" means Study Webs of Active Learning for Young Aspiring Minds.
- pp. "UGC" means University Grant Commission;
- qq. "University" means Presidency University, Bengaluru; and
- rr. "Vice Chancellor" means the Vice Chancellor of the University.

5. Program Description

The Master of Technology Degree Program Regulations and Curriculum 2024-2026 are subject to, and, pursuant to the Academic Regulations. These Program Regulations shall be applicable to the following ongoing Master of Technology (M.Tech.) Degree Programs of 2024-2026 offered by the Presidency School of Engineering (PSOE):

- 1. Master of Technology in Civil Engineering, abbreviated as M.Tech. (Civil Engineering)
- 2. Master of Technology in Embedded System and VLSI, abbreviated as M.Tech. (ESV)

3. Master of Technology in Mechanical Engineering, abbreviated as M.Tech. (Mechanical Engineering);

5.1 These Program Regulations shall be applicable to other similar programs, which may be introduced in future.

5.2 These Regulations may evolve and get amended or modified or changed through appropriate approvals from the Academic Council, from time to time, and shall be binding on all concerned.

5.3 The effect of periodic amendments or changes in the Program Regulations, on the students admitted in earlier years, shall be dealt with appropriately and carefully, so as to ensure that those students are not subjected to any unfair situation whatsoever, although they are required to conform to these revised Program Regulations, without any undue favour or considerations

6. Minimum and Maximum Duration

- 6.1 Master of Technology Degree Program is a Two-Year, Full-Time Semester based program. The minimum duration of the M.Tech. Program is two (02) years and each year comprises of two academic Semesters (Odd and Even Semesters) and hence the duration of the M.Tech. program is four (04) Semesters.
- 6.2 A student, who for whatever reason is not able to complete the Program within the normal period or the minimum duration (number of years) prescribed for the Program, may be allowed a period of two years beyond the normal period to complete the mandatory minimum credits requirement as prescribed by the concerned Program Regulations and Curriculum. In general, the permissible maximum duration (number of years) for completion of Program is 'N' + 2 years, where 'N' stands for the normal or minimum duration (number of years) for completion of the concerned Program as prescribed by the concerned Program Regulations and Curriculum.
- 6.3 The time taken by the student to improve Grades/CGPA, and in case of temporary withdrawal/re-joining (Refer to Clause Error! Reference source not found. of Academic Regulations), shall be counted in the permissible maximum duration for completion of a Program.

- 6.4 In exceptional circumstances, such as temporary withdrawal for medical exigencies where there is a prolonged hospitalization and/or treatment, as certified through hospital/medical records, women students requiring extended maternity break (certified by registered medical practitioner), and, outstanding sportspersons representing the University/State/India requiring extended time to participate in National/International sports events, a further extension of one (01) year may be granted on the approval of the Academic Council.
- 6.5 The enrolment of the student who fails to complete the mandatory requirements for the award of the concerned Degree (refer Section 19.Error! Reference source not found. of Academic Regulations) in the prescribed maximum duration (Sub-Clauses 18.1 and 18.2 of Academic Regulations), shall stand terminated and no Degree shall be awarded.

7 Programme Educational Objectives (PEO)

After four years of successful completion of the program, the graduates shall be able to:

PEO-1: Become successful professionals in industry, government, academia, research, entrepreneurial pursuit and consulting firms.

PEO-2: Contribute to society as broadly educated, expressive, ethical and responsible citizens with proven expertise

PEO-3: Achieve peer recognition as individuals or in a team through demonstration of good analytical, research, design and implementation skills.

PEO-4: Thrive to pursue life-long reflective learning to fulfill their goals.

8 Programme Outcomes (PO) and Programme Specific Outcomes (PSO)

8.1 Programme Outcomes (PO)

On successful completion of the Program, the students shall be able to:

- **PO1.** Analyze, manage and supervise engineering systems and processes with the aid of appropriate advanced tools.
- **PO2.** Design a system and process within constraints of health, safety, security, economics, and manufacturability to meet desired needs.
- **PO3.** Carry out research in the respective discipline and publish the findings.
- **PO4.** Effectively communicate and transfer the knowledge/ skill to stakeholders.
- **PO5.** Realize the impact of engineering solutions in a contemporary, global, economical, environmental, and societal context for sustainable development.

8.2 Program Specific Outcomes (PSOs):

On successful completion of the Program, the students shall be able to:

PSO1: Become a successful engineer by applying the knowledge of Embedded System Design, Software for Embedded Systems, CMOS VLSI Design and Advanced Digital System Design.

- **PSO2:** Evolve as a successful entrepreneur by understanding the impact of Embedded Systems and provide solutions to real world problems related to global, environmental and socio-economic context specially related to IOT
- **PSO3:** Transform into a successful researcher by identifying, formulating and solving the security, Defence and VLSI Design related problems.
- **PSO4:** Identify, formulate and solve the communication engineering problems from knowledge gained during the course to work in a team as well as to lead a team.

9 Admission Criteria (as per the concerned Statutory Body)

The University admissions shall be open to all persons irrespective of caste, class, creed, gender or nation. All admissions shall be made on the basis of merit in the qualifying examinations; provided that forty percent of the admissions in all Programs of the University shall be reserved for the students of Karnataka State and admissions shall be made through a Common Entrance Examination conducted by the State Government or its agency and seats shall be allotted as per the merit and reservation policy of the State Government from time to time. The admission criteria to the M.Tech. Program is listed in the following Sub-Clauses:

- 9.1 An applicant who has successfully completed B. Tech course from a recognized university of India or outside or from Senior Secondary Board or equivalent, constituted or recognized by the Union or by the State Government of that Country for the purpose of issue of qualifying certificate on successful completion of the course, may apply for and be admitted into the Program.
- 9.2 Provided further, the applicant must have taken Electronics / Electronics and Comminucation / VLSI subject, and, the applicant must have obtained a minimum of 45% of the total marks (40% in case of candidates belonging to the Reserved Category as classified by the Government of Karnataka) in these subjects taken together.
- 9.3 The applicant must have appeared for Karnataka PG-CET, or any other State-level Engineering Entrance Examinations.
- 9.4 Reservation for the SC / ST and other backward classes shall be made in accordance with the directives issued by the Government of Karnataka from time to time.
- 9.5 Admissions are offered to Foreign Nationals and Indians living abroad in accordance with the rules applicable for such admission, issued from time to time, by the Government of India.
- 9.6 Candidates must fulfil the medical standards required for admission as prescribed by the University.
- 9.7 If, at any time after admission, it is found that a candidate had not in fact fulfilled all the requirements stipulated in the offer of admission, in any form whatsoever, including possible misinformation and any other falsification, the Registrar shall report the matter to the Board of Management (BOM), recommending revoking the admission of the candidate.
- 9.8 The decision of the BOM regarding the admissions is final and binding.

10 Specific Regulations regarding Assessment and Evaluation (including the Assessment Details of NTCC Courses, Weightages of Continuous Assessment and End Term Examination for various Course Categories)

- **10.1** The academic performance evaluation of a student in a Course shall be according to the University Letter Grading System based on the class performance distribution in the Course.
- **10.2** Academic performance evaluation of every registered student in every Course registered by the student is carried out through various components of Assessments spread across the Semester. The nature of components of Continuous Assessments and the weightage given to each component of Continuous Assessments (refer clause 10.5 of academic regulations) shall be clearly defined in the Course Plan for every Course, and approved by the DAC.
 - **10.3** Format of the End-Term examination shall be specified in the Course Plan.
 - **10.4** Grading is the process of rewarding the students for their overall performance in each Course. The University follows the system of Relative Grading with statistical approach to classify the students based on the relative performance of the students registered in the concerned Course except in the following cases:
 - Non-Teaching Credit Courses (NTCC)

Absolute grading method may be adopted, where necessary with prior approval of concerned DAC.

Grading shall be done at the end of the Academic Term by considering the aggregate performance of the student in all components of Assessments prescribed for the Course. Letter Grades (Clause **Error! Reference source not found.** of acedmic regulations) shall be awarded to a student based on her/his overall performance relative to the class performance distribution in the concerned Course. These Letter Grades not only indicate a qualitative assessment of the student's performance but also carry a quantitative (numeric) equivalent called the Grade Point.

Table 1: Assessment Components and Weightage for different category of					
Courses					
Nature of Course and Structure	Evaluation Component	Weightage			
Lecture-based Course	Continuous	50%			
L component in the L-T-P Structure is	Assessments	50%			
predominant (more than 1) (Examples: 3-0-0; 3-0-2; 2-1-0; 2-0-2, 2-0-4 etc.)	End Term Examination	50%			
Lab/Practice-based Course P component in the L-T-P Structure is	Continuous Assessments	75%			
predominant (Examples: 0-0-4; 1-0-4; 1-0-2; etc.)	End Term Examination	25%			

10.5 Assessment Components and Weightage

Skill based Courses like Industry Internation	Guidelines for the assessment
Skill based Courses like Industry Internship,	components for the various
Capstone project, Research Dissertation,	types of Courses, with
Integrative Studio, Interdisciplinary Project,	,, ,
Summer / Short Internship, Social Engagement	recommended weightages, shall
	be specified in the concerned
/ Field Projects, Portfolio, and such similar Non-	Program Regulations and
Teaching Credit Courses, where the pedagogy	5 5
does not lend itself to a typical L-T-P structure	Curriculum / Course Plans, as
	applicable.

The exact weightages of Evaluation Components shall be clearly specified in the concerned PRC and respective Course Plan.

Normally, for Practice/Skill based Courses, without a defined credit structure (L–T–P) [NTCC], but with assigned Credits (as defined in Clause **Error! Reference source not found.** of the Academic Regulations), the method of evaluation shall be based only on Continuous Assessments. The various components of Continuous Assessments, the distribution of weightage among such components, and the method of evaluation/assessment, shall be as decided and indicated in the Course Plan/PRC. The same shall be approved by the respective DAC.

10.6 Minimum Performance Criteria:

10.6.1 Theory only Course and Lab/Practice Embedded Theory Course

A student shall satisfy the following minimum performance criteria to be eligible to earn the credits towards the concerned Course:

- a. A student must obtain a minimum of 30% of the total marks/weightage assigned to the End Term Examinations in the concerned Course.
- b. The student must obtain a minimum of 40% of the AGGREGATE of the marks/weightage of the components of Continuous Assessments, Mid Term Examinations and End Term Examinations in the concerned Course.

10.6.2 Lab/Practice only Course and Project Based Courses

The student must obtain a minimum of 40% of the AGGREGATE of the marks/weightage of all assessment components in the concerned Course.

10.6.3 A student who fails to meet the minimum performance criteria listed above in a Course shall be declared as "Fail" and given "F" Grade in the concerned Course. For theory Courses, the student shall have to re-appear in the "Make-Up Examinations" as scheduled by the University in any subsequent semester, or, re-appear in the End Term Examinations of the same Course when it is scheduled at the end of the following Semester or Summer Term, if offered. The marks obtained in the Continuous Assessments (other than the End Term Examination) shall be carried forward and be included in computing the final grade, if the student secures the minimum requirements (as per sub-Clauses 10.6.1 and 10.6.2 of academic regulations) in the "Make-Up Examinations" of the concerned Course. Further, the student has an option to re-register for the Course and clear the same in the summer term/ subsequent semester if he/she wishes to do so, provided the Course is offered.

11 Additional clarifications - Rules and Guidelines for Transfer of Credits from MOOC, etc. – Note: These are covered in Academic Regulations

The University allows students to acquire credits from other Indian or foreign institutions and/or Massive Open Online Course (MOOC) platforms, subject to prior approval. These credits may be transferred and counted toward fulfilling the minimum credit requirements for the award of a degree. The process of transfer of credits is governed by the following rules and guidelines:

- 11.1 The transfer of credits shall be examined and recommended by the Equivalence Committee (Refer Error! Reference source not found. of academic regulations) and approved by the Dean - Academics.
- **11.2** Students may earn credits from other Indian or foreign Universities/Institutions with which the University has an MOU, and that MOU shall have specific provisions, rules and guidelines for transfer of credits. These transferred credits shall be counted towards the minimum credit requirements for the award of the degree.
- **11.3** Students may earn credits by registering for Online Courses offered by *Study Web* of Active Learning by Young and Aspiring Minds (SWAYAM) and National Program on Technology Enhanced Learning (NPTEL), or other such recognized Bodies/ Universities/Institutions as approved by the concerned BOS and Academic Council from time to time. The concerned School/Parent Department shall publish/include the approved list of Courses and the rules and guidelines governing such transfer of credits of the concerned Program from time to time. The Rules and Guidelines for the transfer of credits specifically from the Online Courses conducted by SWAYAM/ NPTEL/ other approved MOOCs are as stated in the following Sub-Clauses:
 - 11.3.1 A student may complete SWAYAM/NPTEL/other approved MOOCs as mentioned in Clause 11.3 (as per academic regulations) and transfer equivalent credits to partially or fully complete the mandatory credit requirements of Discipline Elective Courses and/or the mandatory credit requirements of Open Elective Courses as prescribed in the concerned Curriculum Structure. However, it is the sole responsibility of the student to complete the mandatory credit requirements of the Discipline Elective Courses and the Open Elective Courses as prescribed by the Curriculum Structure of the concerned Program.
 - 11.3.2 SWAYAM/NPTEL/ other approved MOOCs as mentioned in Clause 11.3 (as per academic regulations) shall be approved by the concerned Board of Studies and placed (as Annexures) in the concerned PRC.
 - 11.3.3 Parent Departments may release a list of SWAYAM/NPTEL/other approved MOOCs for Pre-Registration as per schedule in the Academic Calendar or through University Notification to this effect.
 - 11.3.4 Students may Pre-Register for the SWAYAM/NPTEL/other approved MOOCs in the respective Departments and register for the same Courses as per

the schedule announced by respective Online Course Offering body/institute/ university.

- 11.3.5 A student shall request for transfer of credits only from such approved Courses as mentioned in Sub-Clause 11.3.2 above.
- 11.3.6 SWAYAM/NPTEL/other approved MOOCs Courses are considered for transfer of credits only if the concerned student has successfully completed the SWAYAM/NPTEL/other approved MOOCs and obtained a certificate of successful/satisfactory completion.
- 11.3.7 A student, who has successfully completed the approved SWAYAM/NPTEL / other approved MOOCs and wants to avail the provision of transfer of equivalent credits, must submit the original Certificate of Completion, or such similar authorized documents to the HOD concerned, with a written request for the transfer of the equivalent credits. On verification of the Certificates/Documents and approval by the HOD concerned, the Course(s) and equivalent Credits shall forwarded to the COE for processing of results of the concerned Academic Term.
- 11.3.8 The credit equivalence of the SWAYAM/NPTEL/other approved MOOCs are based on Course durations and/or as recommended by the Course offering body/institute/university. The Credit Equivalence mapped to SWAYAM/ NPTEL approved Courses based on Course durations for transfer of credits is summarised in Table shown below. The Grade will be calculated from the marks received by the Absolute Grading Table **Error! Reference source not found.** in the academic regulations.

Table 2: Durations and Credit Equivalence for Transfer ofCredits from SWAYAM-NPTEL/ other approved MOOC Courses						
SI. No.	Course Duration Credit Equivalence					
1	4 Weeks	1 Credit				
2	8 Weeks	2 Credits				
3	12 Weeks	3 Credits				

- 11.3.9 The maximum permissible number of credits that a student may request for credit transfer from MOOCs shall not exceed 20% of the mandatory minimum credit requirements specified by the concerned Program Regulations and Curriculum for the award of the concerned Degree.
- 11.3.10 The University shall not reimburse any fees/expense; a student may incur for the SWAYAM/NPTEL/other approved MOOCs.
- 11.4 The maximum number of credits that can be transferred by a student shall be limited to forty percent (40%) of the mandatory minimum credit requirements specified by the concerned Program Regulations and Curriculum for the award of the concerned Degree. However, the grades obtained in the Courses transferred from other Institutions/MOOCs, as mentioned in this Section (11.Error! Reference source not found.) shall not be included in the calculation of the CGPA.

12 Structure / Component with Credit Requirements Course Baskets & Minimum Basket wise Credit Requirements

The M.Tech. (Embedded System & VLSI) Program Structure (2024-2026) totalling 68 credits. Table 3 summarizes the type of baskets, number of courses under each basket and the associated credits that are mandatorily required for the completion of the Degree.

	Table 3: M.Tech. (Embedded System & VLSI) 2024-2026: Summary of Mandatory Courses and Minimum Credit Contribution from various Baskets				
Sl. No.	Baskets	Credit Contribution			
1	School Core Courses (SC)	32			
2	Program Core Courses (PC)	15			
3	Discipline Elective Courses (DE)	15			
4	Open Elective Courses (OEC)	06			
	Total Credits	68 (Minimum)			

In the entire Program, the practical and skill based course component contribute to an extent of approximately 51% out of the total credits of 68 for M.Tech. (Embedded System & VLSI) program of two years duration.

13 Minimum Total Credit Requirements of Award of Degree

As per the AICTE guidelines, a minimum of 68 credits is required for the award of an M.Tech. Degree.

14 Other Specific Requirements for Award of Degree, if any, as prescribed by the Statutory Bodies,

- 16.1 The award of the Degree shall be recommended by the Board of Examinations and approved by the Academic Council and Board of Management of the University.
- 16.2 A student shall be declared to be eligible for the award of the concerned Degree if she/he:
 - **14.1** Fulfilled the Minimum Credit Requirements and the Minimum Credits requirements under various baskets;
 - **14.2** Secure a minimum CGPA of 5.00 in the concerned Program at the end of the Semester/Academic Term in which she/he completes all the requirements for the award of the Degree as specified in Sub-Clause 14.1 of Academic Regulations;
 - **14.3** No dues to the University, Departments, Hostels, Library, and any other such Centers/ Departments of the University; and
 - **14.4** No disciplinary action is pending against her/him.

15 Structure – Basket Wise Course List (not Semester Wise) List of Courses Tabled – aligned to the Program Structure (Course Code, Course Name, Credit Structure (LTPC), Contact Hours, Course Basket, Type of Skills etc., as applicable).

	Table 3.1 : School Core Courses (SC)							
S.No	Course Code	Course Name	L	Т	Ρ	С		
1	MAT6001	Advanced Engineering Mathematics	3	0	0	3		
2	ENG5001	English for Employability	2	0	2	3		
3	SEM5001	Seminar – I	-	-	-	1		
4	SEM5002	Seminar – II	-	-	-	1		
5	PIP6001	Dissertation/ Internship - I	-	-	-	10		
6	PIP6002	Dissertation/ Internship - II	-	-	-	14		
	Total No. of Credits							

Table 3.2 : List of Program Core Courses (PCC)						
S.No	Course Code	Course Name	L	Т	Ρ	С
1	ECE6001	Embedded System Design	2	0	2	3
2	ECE6002	CMOS VLSI Design	2	0	2	3
3	ECE5005	Advanced Digital System Design	3	0	0	3
4	ECE5006	Hardware Software Co-Design	3	0	0	3
5	ECE5007	Embedded Real Time Operating System	3	0	0	3
Total No. of Credits 15						15

16 Practical / Skill based Courses – Internships / Thesis / Dissertation / Capstone Project Work / Portfolio / Mini project

Practical / Skill based Courses like internship, project work, capstone project, research project / dissertation, and such similar courses, where the pedagogy does not lend itself to a typical L-T-P-C Structure as defined in Clause 5.1 of the Academic Regulations, are simply assigned the number of Credits based on the quantum of work / effort required to fulfill the learning objectives and outcomes prescribed for the concerned Courses. Such courses are referred to as Non-Teaching Credit Courses (NTCC). These Courses are designed to provide students with hands-on experience and skills essential for their professional development. These courses aim to equip students with abilities in problem identification, root cause analysis, problem-solving, innovation, and design thinking through industry exposure and project-based learning. The expected outcomes are first level proficiency in problem solving and design thinking skills to better equip M.Tech. graduates for their professional careers. The method of evaluation and grading for the Practical / Skill based Courses shall be prescribed and approved by the concerned Departmental Academic Committee (refer Annexure A of the Academic Regulations). The same shall be prescribed in the Course Plan.

16.1 Internship

A student may undergo an Internship for a period of 12-14 weeks in an industry / company or academic / research institution during the 3^{rd} Semester and 4^{th} Semester, subject to the following conditions:

- 16.1.1 The Internship shall be in conducted in accordance with the Internship Policy prescribed by the University from time to time.
- 16.1.2 The selection criteria (minimum CGPA, pass in all Courses as on date, and any other qualifying criteria) as applicable / stipulated by the concerned Industry / Company or academic / research institution for award of the Internship to a student;
- 16.1.3 The number of Internships available for the concerned Academic Term. Further, the available number of internships shall be awarded to the students by the University on the basis of merit using the CGPA secured by the student. Provided further, the student fulfils the criteria, as applicable, specified by the Industry / Company or academic / research institution providing the Internship, as stated in Sub-Clause 16.1.2 above.
- 16.1.4 A student may opt for Internship in an Industry / Company or academic / research institution of her / his choice, subject to the condition that the concerned student takes the responsibility to arrange the Internship on her / his own. Provided further, that the Industry / Company or academic / research institution offering such Internship confirms to the University that the Internship shall be conducted in accordance with the Program Regulations and Internship Policy of the University.
- 16.1.5 A student selected for an Internship in an industry / company or academic / research institution shall adhere to all the rules and guidelines prescribed in the Internship Policy of the University.

16.2 Project Work

A student may undergo a Project Work for a period of 12-14 weeks in an industry / company or academic / research institution during the 3rd Semester and 4th Semester, subject to the following conditions:

- *16.2.1* The Project Work shall be approved by the concerned HOD and be carried out under the guidance of a faculty member.
- 16.2.2 The student may do the project work in an Industry / Company or academic / research institution of her / his choice subject to the above mentioned condition (Sub-Clause 2.6.2.1). Provided further, that the Industry / Company or academic / research institution offering such project work confirms to the University that the project work will be conducted in accordance with the Program Regulations and requirements of the University.

16.3 Capstone Project

A student may undergo a Capstone Project for a period of 12-14 weeks in an industry / company or academic / research institution in the 3rd Semester and 4th Semester as applicable, subject to the following conditions:

- 16.3.1 The Capstone Project shall be in conducted in accordance with the Capstone Project Policy prescribed by the University from time to time.
- 16.3.2 The selection criteria (minimum CGPA, pass in all Courses as on date, and any other qualifying criteria) as applicable / stipulated by the concerned Industry / Company or academic / research institution for award of the Capstone Project to a student;
- 16.3.3 The number of Capstone Project available for the concerned Academic Term. Further, the available number of Capstone Project shall be awarded to the students by the University on the basis of merit using the CGPA secured by the student. Provided further, the student fulfils the criteria, as applicable, specified by the Industry / Company or academic / research institution providing the Capstone Project, as stated in Sub-Clause 2.6.3.2 above.
- 16.3.4 A student may opt for Capstone Project in an Industry / Company or academic / research institution of her / his choice, subject to the condition that the concerned student takes the responsibility to arrange the I Capstone Project on her / his own. Provided further, that the Industry / Company or academic / research institution offering such Capstone Project confirms to the University that the Capstone Project shall be conducted in accordance with the Program Regulations and Internship Policy of the University.
- 16.3.5 A student selected for a Capstone Project in an industry / company or academic / research institution shall adhere to all the rules and guidelines prescribed in the Capstone Project Policy of the University.

16.4 Research Project / Dissertation

A student may opt to do a Research Project / Dissertation for a period of 12-14 weeks in an Industry / Company or academic / research institution or the University Department(s) as an equivalence of Internship, subject to the following conditions:

16.4.1 The Research Project / Dissertation shall be approved by the concerned HOD and be carried out under the guidance of a faculty member.

The student may do the Research Project / Dissertation in an Industry / Company or academic / research institution of her / his choice subject to the above mentioned condition (Sub-Clause 16.4.1). Provided further, that the Industry / Company or academic / research institution offering such Research Project / Dissertation confirms to

the University that the Research Project / Dissertation work will be conducted in accordance with the Program Regulations and requirements of the University.

	Table 3.3 : Discipline Elective Courses							
S. No.	Course Code	Course Name	L	Т	Р	С		
Gen	General Basket							
1	1 ECE5008 Software for Embedded Systems 3 0							
2	ECE5009	ASIC Design and Modelling	3	0	0	3		
3	ECE5010	Design for Testability	3	0	0	3		
4	ECE5011	CAD for VLSI	3	0	0	3		
5	ECE5012	Reconfigurable Computing	3	0	0	3		
6	ECE5013	VLSI Architecture	3	0	0	3		
7	ECE5014	Networked Embedded Applications	3	0	0	3		
8	ECE5015	Network Security	3	0	0	3		
9	ECE5016	IC Fabrication Technology	3	0	0	3		
10	ECE5017	Software Defined Radio	3	0	0	3		
11	ECE5018	Memory Design	3	0	0	3		
12	ECE6003	Low Power VLSI Design	3	0	0	3		
13	ECE6004	Processor Design	3	0	0	3		
14	ECE6005	Embedded Intelligence	3	0	0	3		
15	ECE6006	VLSI Signal Processing	3	0	0	3		

17 List of Elective Courses under various Specialisations / Stream Basket

18 List of Open Electives to be offered by the School / Department (Separately for ODD and EVEN Semesters.

Table 3.8 : Open Elective Courses							
SI. No.	Course Code	Course Name	L	Т	Ρ	С	
Civil En	gineering Baske	t					
1	CIV5001	Sustainable Smart Cities	3	0	0	3	
2	CIV5002	Systems Design for Sustainability	3	0	0	3	
3	CIV5003	Self-Sustainable Buildings	3	0	0	3	
4	CIV5004	Energy and Buildings	3	0	0	3	
Law Bas	sket						
1	LAW5001	International Trade Law	3	0	0	3	
2	LAW5002	Law relating to Business Establishment	3	0	0	3	
3	LAW5003	Data Protection Law	3	0	0	3	
4	LAW5004	Law Relating to Consumer Protection	3	0	0	3	
5	LAW5005	Law Relating to Infrastructure Projects	3	0	0	3	
Comput	er Science Bask	et					
1	CSE5001	Programming Methodologies using Java	2	0	0	2	
2	CSE5002	Human Computer Interaction	0	0	2	1	
3	CSE5003	IOT Applications	2	0	0	1	
4	CSE5004	Programming Essentials in Python	0	0	2	2	
5	CSE2003	Social Network Analytics	3	0	0	3	
Electror	nics and Commu	nication Engineering Basket					
1	ECE5001	Wearable Computing	3	0	0	3	
2	ECE5002	MEMS and Nanotechnology	3	0	0	3	
3	ECE5003	Advanced Computer Networks	3	0	0	3	

4	ECE5004	Pervasive Computing	3	0	0	3
	ical Engineering		5	0	U	5
			r	0	0	3
1	MEC5001	Optimization Techniques	3	0	0	3
2	MEC5002	Industry 4.0	3	0	0	
3	MEC5003	Six Sigma for Engineers	3	0	0	3
4	MEC5004	Design for Internet of Things	3	0	0	3
Manage	ment Basket	1				
1	MBA3042	Innovation and Business Incubation	3	0	0	3
2	MBA3037	Personal Wealth Management	3	0	0	3
3	MBA3038	Team Dynamics	3	0	0	3
4	MBA3039	Market Research	3	0	0	3
5	MBA2023	Design Thinking for Business Innovation	3	0	0	3
6	MBA3046	Game Theory in Business	3	0	0	3
7	MBA3047	Data Story Telling	3	0	0	3
8	MBA3048	Environmental Sustainability and Value Creation	3	0	0	3
9	MBA3049	Industry 4.0	3	0	0	3
Media S	Studies Basket					
1	BAJ5001	Media and Entertainment Business	3	0	0	3
2	BAJ5002	TV Journalism and News Management	2	0	2	3
Resear	ch Basket					
1	RES5001	Research Methodology	3	0	0	3
2	RES3001	Research Methodology	3	0	0	3
Research Project Basket						
1	URE7001	University Research Experience	-	-	-	3
	URE7002	University Research Experience	-	-	-	3

19 List of MOOC (NPTEL) Courses

19.1 NPTEL - Discipline Elective Courses for M. Tech. (Electronics and Communication Engineering)

SI. No.	Course ID	Course Name	Duration
1	noc25-cs22	Deep Learning for Natural Language Processing	12 Weeks
2	noc25-ee13	Computer Vision And Image Processing - Fundamentals And Applications	12 Weeks
3	noc25-ee25	Digital VLSI Testing	12 Weeks
4	noc25-ee31	Embedded Sensing, Actuation and Interfacing Systems	12 Weeks
5	noc25-ee58	Optical Fiber Sensors	12 Weeks
6	noc25-ee62	Physics of Nanoscale Devices	12 Weeks
7	noc25-ee73	RF Transceiver Design	12 Weeks
8	noc25-ee79	Smart Grid: Basics to Advanced Technologies	12 Weeks
9	noc25-ee83	VLSI Physical Design with Timing Analysis	12 Weeks
10	noc25-ee75	Semiconductor Devices for Next Generation Field Effect Transistors (More than Moore): A Physics Perspective	12 Weeks

19.2 NPTEL - Open Elective Courses for M. Tech. (Electronics and Communication Engineering)

SI. No.	Course ID	Course Name	Duration
1	noc25-cs04	Affective Computing	12 Weeks
2	noc25-cs08	Blockchain and its Applications	12 Weeks
3	noc25-cs11	Cloud Computing	12 Weeks
4	noc25-cs32	Foundations of Cyber Physical Systems	12 Weeks
5	noc25-cs38	Human Computer Interaction (In English)	12 Weeks
6	noc25-cs51	Natural Language Processing	12 Weeks
7	noc25-cs45	Introduction to Large Language Models (LLMs)	12 Weeks
8	noc25-cs02	Advanced Computer Networks	12 Weeks
9	noc25-cs70	Theory of Computation	12 Weeks

20 Recommended Semester Wise Course Structure / Flow including the Programme / Discipline Elective Paths / Options

	Semester 1										
	COURSE			S		110	DIT TURE		ТҮРЕ	COURSE ADDRESSES	
S. NO.	CODE	COURSE NAME	L	Т	Ρ	С	CONTACT	BASKET	OF SKILL	TO	
1		Advanced Engineering Mathematics	3	0	0	3	3	SC	S		
2		English for Employability	2	0	2	3	4	SC	S	HP	
3	ECE6001	Embedded System Design	2	0	2	3	4	PC	F / S / EM / EN	HP/ ES	
4	ECE6002	CMOS VLSI Design	2	0	2	3	4	PC	F / S / EM / EN	HP/ ES	
5		Advanced Digital System Design	3	0	0	3	3	PC	S / EM	HP	
6	ECEXXXX	Discipline Elective - I	3	0	0	3	3	DE			
7		Discipline Elective - II	3	0	0	3	3	DE			
8	SEM5001	Seminar – I	-	-	-	1	0	SC	S/EM		
		TOTAL				22	21	-	-	-	

		Se	me	ste	er 2	2				
				S			DIT TURE	BASKET	TVDF	COURSE ADDRESSES
S. NO.	COURSE CODE	COURSE NAME	L	т	Ρ	С	CONTACT HOURS		OF SKILL	то
1		Hardware Software Co- Design	3	0	0	3	3	PC	S / EM	HP
2		Embedded Real Time Operating System	3	0	0	3	3	PC	F / S / EM	HP
3		Discipline Elective – III	3	0	0	3	3	DE		
4		Discipline Elective – IV	3	0	0	3	3	DE		
5		Discipline Elective - V	3	0	0	3	3	DE		
6	XXX XXXX	Open Elective - I	3	0	0	3	3	OE		
7		Open Elective - II	3	0	0	3	3	OE		
8	SEM5002	Seminar – II	-	-	-	1	0	SC	S/EM	
		TOTAL				22	21			

		Se	em	est	er	3				
	COURSE	RSE CREDIT STRUCTURE		TURF	BASKET	ТҮРЕ	COURSE ADDRESSES			
S. NO.	CODE	COURSE NAME	L	т	Ρ	С	CONTACT HOURS		OF SKILL	то
1		Dissertation/ Internship - I	-	-	-	10	-	SC	S/ EM/ EN	HP/ ES
		TOTAL				10	-			

	Semester 4										
	COURSE			S			DIT TURE	BASKET	ТҮРЕ	COURSE ADDRESSES	
S. NO.	COURSE CODE	COURSE NAME	L	т	Ρ	С	CONTACT HOURS		OF SKILL	TO	
1	PIP6002	Dissertation/ Internship - II	-	-	-	14	-	SC	S/ EM/	HP/ ES	
		TOTAL				14	-		EN		

21 Course Catalogue

Course Catalogue of all Courses Listed including the Courses Offered by other School / Department and Discipline / Programme Electives – Course Code, Course Name, Prerequisite, Anti-requisite, Course Description, Course Outcome, Course Content (with Blooms Level, CO, No. of Contact Hours), Reference Resources.

The Course Catalogues for the Courses offered in each basket are attached below after the Semester wise grids:

Course Code: ECE6001	Course Title: Er System Design Type of Course: Lab Integrated		L-T-P-C	2	0	2	3				
Version No.	2.0										
Course Pre- requisites	Microprocessor	Microprocessor and Microcontroller									
Anti-requisites	NIL										
Course Description	The focus of this course will be to discuss the Embedded Systems and their design using ARM microcontrollers. System design examples and case studies for real-world applications will be undertaken. This course will be duly supported by a laboratory component under which real-time interfacing of sensors, microcontrollers and actuators will be covered.										
Course Objective	The objective of the course is to familiarize the learners with the concepts of Embedded System Design and attain <u>SKILL DEVELOPMENT</u> through <u>EXPERIENTIAL LEARNING.</u>										
Course Outcomes	 On successful completion of this course the students shall be able to: 1. Select Embedded Systems and the components needed to develop such systems. 2. Distinguish various ARM architecture versions and processors. 3. Program ARM processors using Assembly Language and C Languages. 4. Interface various on-chip as well as off-chip peripherals to develop embedded applications. 										
Course Content:		edded C prograr									
Module 1	Fundamentals of Embedded Systems	Quiz	Memory Rec Quizz		ed	06 se	ssion				
Topics:	1	1	1								
Embedded Sys	Embedded Sys tems, Hardware ems, Design Ch	and Software	in Embedded	System	ns, C	lassificat	ions of				

and CISC Architectures. Memories, Exemplary Embedded Systems I/O Devices, Software in

Embedded Systems, Device Driver Concepts, Design Methodology.

Module 2	ARM Architecture	Assignment / Quiz	Programming and Simulation task / Memory Recall based Quizzes	06 session
Topics:	•			
	'-M TM4C123X	processor with	Cortex™-M TM4C123X proces TM4C129X architecture, Af	
Module 3	ARM Programming	Assignment	Programming Assignment	10 session
Topics:				
Output Ports, Programming, I Statements, de	Basics of Inter Programming A ebugging, single ers and paramet	facing Switche RM Controllers e stepping, br	mbly Programming, Concept s and LEDs, Basic Concept using C – Conditional Sta reakpoints, pointers and d roduction to RTOS on ARM.	ots of Modular atements, Loop
Module 4	Interfacing Peripherals with ARM Processors	Assignment I	Interfacing and Programming Assignment	08 session
Topics:				
Motors, Serial TM4C123X / TM	Communication, 4C129X ADCs ar	TM4C123X / TM4C123X / TM4C123X / TM4C123X	odulation, Interfacing Stepper TM4C129X UARTs, Analog 3 al Purpose Processor based D d System Hardware and S	I/O Interfacing, Design, I2Cs and
List of Laborator	ry Tasks:			
Exp 01:- Level 0)1-WAP to find a	ddition/Subtrac	tion of two 32-bit numbers.	
Level	02 -WAP to find	average of 'n' 3	32-bit numbers.	
Exp 02:- Level 0)1-WAP to find n	nultiplication and	d Divison of two 32-bit numb	ers.
Level	02-WAP to trans	sfer a block of w	ord from Source to destination	on memory
Exp 03:- Level 0)1-WAP to find n	nultiplication and	d Divison of two 32-bit numb	ers.
Level	02-WAP to trans	sfer a block of w	ord from Source to destination	on memory
Exp 04:- Level ()1- WAP to imple	ement hexadecii	mal addition/ subtraction.	
			imal multiplication	
Exp 05:- Level (
			, ic Input / Output Devices LED)s
	-		Dutput Devices switches	
	-	•	utput Devices PUSH Button	
	-	•	ed Waveform Generation ar	id Timing using

Exp 09:- Interfacing of Analog-to-Digital (ADC) and Digital-to-Analog (DAC) Converters with ARM

Exp 10:- Interfacing of Sensors (Temperature Sensors / Ultrasonic Sensors etc.) with ARM • Integrating multiple devices in a small project

Exp 11:- Interfacing of Displays (LCDs / seven-segment LEDs etc.) with ARM

Targeted Application & Tools that can be used:

Targeted Applications: Industry 4.0, Biomedical and Agricultural automation

Professionally Used Software: Keil Version 05/ Code Composer Studio

Project Work/Assignment:

 Case Study: At the end of the course students will be given a 'real-world' applicationbased on real world embedded system case study. Students will be submitting a report which will include Application Design, sensors used, middleware protocols used and working mechanism etc. in appropriate format

2 Book/Article review: At the end of the course a literature review of any 05 recent articles from the reputed national and international journal/ conferences will be given by students. They need to refer to tools like Scopus/ Google-Scholar and submit a report on their understanding of the assigned article in appropriate format.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to present their review work.

Text Book(s):

 Andrew N. Sloss, Dominic Symes, Chris Wright, "ARM System Developer's Guide, Designing and Optimizing System Software", Morgan Kaufmann Publishers, 2nd Edition.
 Alexander G. Dean, "Embedded Systems Fundamentals with Arm Cortex M Based Microcontrollers: A Practical Approach", ARM Education Media, 2nd Edition

Reference(s):

Reference Book(s):

 Jonathan W. Valvano, "Embedded Systems: Introduction to Arm® Cortex[™]-M Microcontroller- Vol 01", CreateSpace Independent Publishing Platform, 1st Edition
 Jonathan W. Valvano, "Embedded Systems: Real-Time Operating Systems for Arm® Cortex[™]-M Microcontrollers", CreateSpace Independent Publishing Platform, 1st Edition.

3. ARM Cortex Datasheet available on (https://www.arm.com/) Online Resources (e-books, notes, ppts, video lectures etc.):

1. Free online self-paced course :- <u>https://bcourses.berkeley.edu</u>.

- 2. Online notes :- https://mitpress.mit.edu/books/internet-things
- 3. NPTEL online video

content:-

- http://www.digimat.in/nptel/courses/video/106105160/L22.html 4. Online ppts :- https://www.upf.edu/pra/en/3376/22580
- 4. Unline ppts :- <u>nttps://www.upt.edu/pra/en/3376/22580</u>
- 5. Online ppts:- https://www.macs.hw.ac.uk/~dwcorne/Teaching/introdl.ppt

E-content:

1. Joseph Sifakis, "Embedded systems design - Scientific challenges and work directions 2009 Design, Automation & Test in Europe Conference & Exhibition <u>https://ieeexplore.ieee.org/document/5090623</u>

2. Gabor Karsai; Fabio Massacci; Leon Osterweil; Ina Schieferdecker, " Evolving

Embedded Systems", Computer, VOL. 43, issue.5_ https://ieeexplore.ieee.org/document/5472888 Sachin P. Kamat," An eye on design: Effective embedded system software", IEEE 3. Potentials, VOL. 29, issue.5_ https://ieeexplore.ieee.org/document/5568178 Ahmed Abdallah; Eric M. Feron; Graham Hellestrand; Philip Koopman; Marilyn Wolf, 4. " Hardware/Software Codesign of Aerospace and Automotive Systems", Proceedings of the IEEE , VOL. 98, issue.4 https://ieeexplore.ieee.org/document/5440056 Topics relevant to "SKILL DEVELOPMENT": Classifications of Embedded Systems, Design Challenges, Metrics, Processors in Embedded Systems. RISC and CISC Architectures for developing SKILL DEVELOPMENT through EXPERIENTIAL LEARNING. This is attained through assessment component mentioned in course plan. Catalogue Mr. Kiran Dhanaji Kale prepared by Recommended by BOS NO: 15th BOS held on 28/07/2022 the Board of Studies on Date of Approval Academic Council Meeting No. 18, Dated 03/08/2022 by the Academic Council

Course Code:	Course Title: CMOS	VLSI DESIGN		2 0	2	3			
ECE6002	Type of Course: Theo	ory integrated Lab	L-T- P- C						
Version No.	2.0					<u> </u>			
Course Pre- requisites	Basic concepts of cir- their interconnections and transistor level i gates, MSI, LSI comb	s and current and v mplementation of D	oltage leve Digital Logio	els. Basice c Circuits	s of logic such a	gates			
Anti-requisites	NIL								
Course Description	This course introduces the design and implementation of VLSI circuits for complex digital and analog applications. The course starts with basic understanding of transistor level device modeling to the complex digital circuits based on the current trends of IC technology. The associated laboratory provides an opportunity to develop the transistor level circuit design and validate the developed concepts in real time using the EDA tools. This lab practice could enhance the learner's ability to visualize the real-world problems to derive solutions.								
Course Objective	The objective of the course is to familiarize the learners with the concepts of CMOS VLSI DESIGN and attain <u>SKILL DEVELOPMENT</u> through Experiential Learning.								
Course Outcomes	 On successful completion of this course the students shall be able to: 1. Discuss the basics of VLSI design and understand the basic VLSI design flow, process flow and design methodologies. 2. Interpret the MOS transistor theory and various ideal and non-ideal characteristics of MOS transistors. 3. Develop combinational and sequential circuits using Hardware Description Language and various design parameters of digital circuits using cadence tool 4. Interpret Memory elements along with timing considerations and testing and testability issues in VLSI Design 								
	C	Course Content:							
Module 1	Introduction to VLSI systems & MOSFET Design Process	Assignment	-	ing and is task	9 Ses	sions			
Topics:		l	1						
methodologies, [IC Technology, Type Design domains – Y C CMOS n-Well Process a	hart, VLSI design f	low, Fabric	ation Pro	cesses	Flow –			
Module 2	MOS Transistor Theory	Assignment	Desig	n Analysi	s 9 Se	ssions			
Structure and Op Voltage Charact	Semiconductor (MOS) peration of MOS Transi eristics, Non-Ideal I-V	stor (MOSFET), MOS	SFET Curre	nt-		-			
Voltage and MOS	SFET Scaling								

	Design								
Introduction to	 Analog VLSI Design, №	IOSFET as a Switch a	nd MOS Diode/Resis	tor.					
Common Source	e (CS) Amplifier with re non Gate (CG) Amplifie	esistive, diode-connec							
Module 4	CMOS Digital Design Semiconductor Memories	Assignment/Project	Simulation & Analysis	8 Sessions					
-	esign: CMOS Logic C entary Pass-Transistor		-						
Semiconductor N	Memories:								
Introduction, Dynamic Random Access Memory (DRAM) and Static Random Access Memory									
Testing and Verification:									
Introduction, Logic Verification Principles, Manufacturing Test Principles, Design for testability.									
List of Laborator	y Tasks:								
Experiment No 1	: Basic Logic Gates.								
	he Verilog code for A nodel and obtain the si			XNOR gates					
Level 2: Implem	ent all the logic gates	in Switch level mode	ling using Xilinx Tool						
Experiment No 2	2: Half Adder, Full Add	ler							
Level 1: Write a obtain the simul	Verilog code for Half ation results.	Adder and Full Adde	er using behavioral n	nodeling and					
Level 2: Design results using Xili	a full adder using h inx Tool.	alf adder and basic	gates and verify th	e simulation					
Experiment No 3	3: Multiplexer, De-mult	iplexer and Decoder							
	a Verilog code to des erify the simulation res			ers and 3:8					
Level 2: Constru using Xilinx Tool	uct an 8:1 Multiplexer	using a 2:1 multiple	xer using a Verilog p	programming					
Experiment No 4	I: SR, JK, D & T Flip Fl	ops							
Level 1: Write a results	a Verilog code to des	ign SR, JK and Flip	flops and obtain th	e simulation					
	Verilog code to desig ts using Xilinx Tool.	n T and D Flip flops	using JK Flip flop an	d obtain the					

Experiment No 5: Measurement of Parameters of an Inverter

Level 1: Create the symbol of the inverter circuit and also perform the transient analysis of an inverter using Cadence Tool.

Level 2: Perform the DC analysis of an inverter to determine the delay time, rise time, fall time and power dissipation of an inverter using Cadence Tool.

Experiment No 6: CMOS NAND and NOR Gates

Level 1: Draw the CMOS schematic of the 2 input NAND and NOR gate, also draw the layout of the same, and simulate for transient result using Cadence Tool.

Level 2: Perform DC analysis to calculate Power and Delay of 2 input NAND and NOR Gate using Cadence Tool.

Experiment No 7: Common Source (CS), Common Drain (CD) and Common Gate (CG) Amplifier

Level 1: Carry out transient analysis, DC operating point and AC analysis of Common Drain (CD) and Common Gate (CG) Amplifier using Cadence Tool.

Level 2: Design a common source (CS) amplifier with and without resistive load using an n MOS transistor with a small-signal gain of at least 3 using Cadence Tool.

Experiment No 8: Layout of CMOS Inverter, NAND and NOR Gate

Level 1: Draw the layout of CMOS Inverter & perform LVS and QRC check using Cadence Tool.

Level 2: Draw the layout of CMOS NAND gate & perform LVS and QRC check using Cadence Tool.

Targeted Application & Tools that can be used:

Application Area is high-performance digital systems, such as microprocessors, digital signal processors (DSPs).

Professionally Used Software: Xilinx-ISE; VIVADO; Cadence-Virtuoso.

Open source tools: EDA Playground; LT-Spice; Micro wind.

Project work/Assignment:

 Case Studies: At the end of the course students will be given a topic related to CMOS VLSI Design that would have been published, as a case study. Students will be submitting a report in appropriate format.

 Book/Article review: At the end of each module a book reference or an article topic will be given to each student. They need to visit the library and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> <u>Library Link</u>. 3. Presentation: There will be a group presentation, where the students will be given a small signal model of CS AMPLIFIER. They will have to explain/demonstrate the working and discuss the applications for the same.

4. Assignments:

Project 1. Solving the numerical on process parameters of MOSFET like work function, threshold voltage.

Project 2. Draw transistor-level schematic of a CMOS complex logic gate that realizes (a) the function and (b) draw stick diagram of the same complex logic gate.

Textbook(s):

1. N. H. E. Weste, D. M. Harris, "CMOS VLSI Design". Fourth Edition, 2015 Pearson Education.

2. Sung Mo Kang & Yosuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", 3rd Edition, 2003,McGraw- Hill.

References:

Reference Book(s):

1. Jan Rabaey, Anantha Chandrakasan, B Nikolic, "Digital Integrated Circuits: A Design Perspective". Second Edition, Feb 2003, Prentice Hall of India.

2. Douglas A Pucknell & Kamran Eshragian, "Basic VLSI Design" (original Edition – 1994), PHI 3rd Edition.

3. R. Jacob Baker, Harry W. Li., David E. Boyce, "CMOS: Circuit Design, Layout and Simulation", 2003, PHI.

Online Resources (e-books, notes, ppts, video lectures etc.):

1. Lecture videos for CMOS Digital VLSI Design by Prof. Sudeb Dasgupta Department of Electrical Engineering, IIT Roorkre -https://nptel.ac.in/courses/108107129

2. Video lectures on "VLSI Devices: Modeling and Simulation" by Prof. Dr. S K Lahiri, IIT KGP

http://www.satishkashyap.com/2013/07/video-lectures-on-vlsi-devices-

modeling.html .

3. PPT on Low Power VLSI Design, Link: <u>http://www.engppt.com/2011/12/cmos-vlsi-design-methodologies.html</u> E-content:

1. M. Chanda, S. Jain, S. De and C. K. Sarkar, "Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. .23, no. 12, pp. 2782-2790, Dec. 2015. <u>https://ieeexplore.ieee.org/document/7018053</u>

2. R. Raut and O. Ghasemi, "A power efficient wide band trans-impedance amplifier in sub-micron CMOS integrated circuit technology," *2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference*, 2008, pp. 113-116, doi:

0.1109/NEWCAS.2008.4606334. https://ieeexplore.ieee.org/document/4606334 3. Badawy, Wael, and Magdy Bayoumi. "Low power VLSI architecture for 2D-mesh video object motion tracking." In *Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era*, pp. 67-72. IEEE, 2000. https://ieeexplore.ieee.org/abstract/document/844532

4. Badawy, Wael, and Magdy Bayoumi. "Low power VLSI architecture for 2Dmesh video object motion tracking." In *Proceedings IEEE Computer Society* *Workshop on VLSI 2000. System Design for a System-on-Chip Era*, pp. 67-72. IEEE, 2000. <u>https://ieeexplore.ieee.org/abstract/document/844532</u>

Topics relevant to "SKILL Development": World of wearables - VLSI Design Methodology, Power dissipation in Digital Integrated circuits for developing <u>SKILL DEVELOPMENT</u> through <u>Experiential Learning.</u> This is attained through assessment component mentioned in course handout

Catalogue prepared by	Mrs. Srilakshmi K H
'	
· · · · · · · · · · · · · · · · · · ·	BOS NO: 15th BOS held on 28/07/2022
the Board of Studies	
on	
Date of Approval by	Academic Council Meeting No. 18, Dated 03/08/2022
the Academic	
Council	

Course Code:	Course Title: ADVA DESIGN	NCED DIGITAL SYSTE	EM L- T-P-			_	_		
ECE5005	Type of Course: The	ory Only	С	3	0	0	3		
Version No.	2.0								
Course Pre- requisites	Basic concepts of di decoders etc.	gital circuits like gate	es, flip-flops	, reg	jisters,	multipl	exers,		
Anti-requisites	NIL								
Course Description	and Asynchronous Hardware descripti tables. Further, it Combinational circ methods to analy design using progr	The focus of this course is to enable the students to Design the synchronous and Asynchronous Digital Systems through the study of ASM & FSM charts, Hardware description language coding, Reduction and assignments of state tables. Further, it elaborates the Test Generation and Fault diagnosis of Combinational circuits by conventional methods. It introduces various methods to analyze sequential circuits. Further it elaborated the circuit design using programmable devices. This course emphasizes Fault detection and diagnosis of Advanced digital electronic circuits.							
Course Objective	•	course is to familiari L SYSTEM DESIGN VE LEARNING.					•		
Course	On successful comple	etion of the course th	e students s	hall	be able	to:			
Outcomes	CO1: Summarize	the minimization the	ories of Seq	uent	ial Mac	hines.			
	CO2: Discover th	e sequential circuit u	sing progran	nmal	ble dev	ices.			
	CO3: Practice the	e techniques for fault	modeling of	digi	tal syst	ems.			
	CO4: Illustrate th	ne various Fault diagn	osis algorith	ım					
Course Content:									
Module 1	Minimization and Transformation of Sequential Machines:	Assignment	Memory Re based Quiz		10	Sessi	ons		
minimization – Si	mplification of incom	and limitations of FS ppletely specified ma closed covers – Race	chines. Fund	dame	ental m				
Module 2	Advanced Digital Design and SM Charts:	Assignment/mini project	Memory Re based Quiz		1	.0 Ses	ssions		
circuits, shift and	l add multiplier, Bin	PLAs, BCD Adder, 32 ary divider State mentation of Binary M	e machine c						
Module 3		Assignment/mini project	Programing simulation] /	1	1 Ses	ssions		
-		l Redundancy Fault equ el – Multiple stuck at							

Module 4	Fault diagnosis	p. ejeet	Programing / simulation	11 Sessions							
techniques, Test a		rcuits by conventior ithm, PODEM, Randou ults.									
Targeted Applicati	on & Tools that can b	e used:									
work and also use	ful to know the existi	t in data science com ng & developing Artifi	cial Intelligence.								
	a Software: HDL (Vr	IDL/ Verilog HDL)/ C+	-+/ MatLad, Phyti	non							
Text Books:											
 N. N. Biswas, "Logic Design Theory", PHI, 2009. ISBN:9780135243985, 013524398X the University of Michigan- Prentice Hall 											
 Zvi Kohavi , "Switching and Finite Automata Theory", TMH, 2nd Edition, 2005. Norman Balabanian, Bradley Carlson, "Digital Logic Design Principles" Wiley Student Edition, 2007. 											
Reference Books L. M. Abramovici, Melnin Breuer, Arthur Friedman, " <i>Digital System Testing and Testable</i> Design", Jaico Publications, Reprint Edition, 2008. 2. Charles H. Roth Jr., " <i>Fundamentals of Logic Design</i> ", Cengage learning, 6th Edition, 2004.											
	I. Hill & Peterson, "Co	omputer Aided Logic D	<i>Design"</i> , Wiley 4th	Edition, 1993.							
1. <u>State Minin</u> 2. <u>Sequence o</u> 3. Ebook1: <u>Fi</u> 4. Ebook2: <u>Di</u> 5. Nptel <u>Digit</u> 6. <u>NPTEL :: El</u> 7. <u>https://ww</u> 	 Frederick. J. Hill & Peterson, "Computer Aided Logic Design", Wiley 4th Edition, 1993. Online Resources (e-books, notes, ppts, video lectures etc) <u>State Minimization in synchronous sequential circuits - YouTube</u> <u>Sequence detector 1100 sequence detector 1101 overlapping mealy FSM - YouTube</u> Ebook1: <u>Find PDF Logic Design Theory (colorado.edu)</u> Ebook2: <u>Digital Systems Design Download book (freebookcentre.net)</u> Nptel <u>Digital System Design - Course (nptel.ac.in)</u> <u>NPTEL :: Electrical Engineering - NOC:Digital System Design</u> <u>https://www.researchgate.net/publication/348235247 Advanced Digital System Design</u> <u>A Practical Guide to Verilog Based FPGA and ASIC Implementation/link/5ff4764d9285 1c13feefa0d2/download</u> <u>https://www.researchgate.net/publication/3897013 Fault Equivalence Identification Us</u> 										
9. http://www		ka/theory/fault.html									
For developing Sk	kill development" thr	Machine Minimization rough Participative Le oned in course handou	arning technique	s. This is attained							
Catalogue prepare by	d Dr. G MUTHUPANI	DI									
Recommended by the Board of Studi on	BOS NO: 15th BO	S held on 28/07/2022	2								
Date of Approval t the Academic Council	-	Meeting No. 18, Date	d 03/08/2022								

Course Code:	Course Title: Ha	rdware Software Codesign		3	0 () 3					
		-	L-T-P-C	J							
ECE5006	Type of Course:	Theory only									
Version No.	2.0										
	Digital Electroni Systems, Basic (cs, System Design, Embedded C Programming.	Design ar	nd De	velo	pment					
Anti-requisites	NIL										
	co-design of har include co-syntl architectures, co architecture, des	begin by discussing the concepts, rdware and software systems. T hesis algorithms, prototyping a ompilation techniques and tool sign specification and verification architectures and use of integrate	he other i and emula s for a t n for conc	mportation, arget arget	ant pro pro	topics cessor cessor					
Course Objective	of Hardware Sol	e objective of the course is to familiarize the learners with the concepts Hardware Software Codesign and attain SKILL DEVELOPMENT through RTICPATIVE LEARNING.									
Course Outcomes	 On successful completion of this course the students shall be able to: 1. Acquire the knowledge about system specification and modeling. 2. Learn the formulation of partitioning the hardware and software 3. Analyze about the hardware and software integration 4. Formulate the design specification and module creation. 										
Course Content:											
Module 1	Issues in Co- design	Quiz	Memory F based Quizzes	Recall	9 s	ession					
Topics:	I		-1								
State Transitions	, A Generic Co-	-State Machine with Data path, Design Methodology, System Sp nication synthesis, analysis and v	ecification	, Allo							
Module 2	Algorithms, Prototyping and Emulation	Assignment / Quiz	Programn and Simu task/ Me Recall bas Quizzes	lation emory	ses	10 sion					
Topics:	1	1	1		L						
Performance An Quickturn Emula	alysis, Heuristi tion Systems, M	ice Estimation, An Integer Lin c Algorithms, The Weaver F entor SimExpress Emulation Sys em, Arkos (Synopsys) and CoB	Prototyping stem, Zyc	g Env ad Pa	viro radi	nment, gm RP					
Module 3	Architectures, Compilation Techniques and Tools	Assignment	Programn Assignme	-	se	10 ssion					

Topics:

Component specialization techniques, System Specialization, System Specialization Techniques, Memory Architectures, Communication Infrastructure, Application System Classes, Integration Leads to Processors, Architectures in Multimedia, Wireless, and Telecommunications, Examples of Emerging Architectures, Commercial Support of Embedded Processors, Compilation Technologies, compiler validation.

Design Module 4 Specification and Design	Group Discussion/Case Study	Interfacing and Programming Assignment	11 session
--	-----------------------------	---	---------------

Topics:

Design, Co-design, language oriented intermediate forms, architecture oriented intermediate forms. distributed intermediate forms, The Plethora of System Specification languages, Comparing Specification Languages, Heterogeneous Specification and Multilanguage Co-simulation, Automatic Generation of Co-Simulation Interfaces, Towards System Level Multi-language Specification and Co-Simulation

Targeted Application & Tools that can be used:

Targeted Applications: Industry 4.0, Automotive automation.

Professionally Used Software: Vivado Design Suite/ Software development kit.

Text Book(s):

T1. Jorgen Staunstrup, Wayne Wolf , "Hardware / Software Co- Design Principles and Practice," Springer.

Reference(s):

Reference Book(s):

 Giovanni De Micheli, Mariagiovanna Sami, "Hardware / Software Co- Design," Kluwer Academic Publishers

 Patrick R. Schaumont, "A Practical Introduction to Hardware/Software Co-design," Springer

3. Class Notes (CN)

Online Resources (e-books, notes, ppts, video lectures etc.):

1. Free online self-paced course: http://courses.eees.dei.unibo.it/LABMPHSENG/course-info/.

2. Online notes :- https://cseweb.ucsd.edu/classes/wi17/cse237Aa/handouts/10.hwsw.pdf

3. NPTEL online video content:http://www.digimat.in/nptel/courses/video/1061051623/L22.html

- 4. Online ppts :- <u>https://www.upf.edu/pra/en/3376/22580</u>
- 5. Online ppts:- <u>www.powershow.com/view/12140f</u>
- 6. Youtube Video:- <u>https://www.youtube.com/watch?v=OJRBbOoiHXw</u>

Presidency Library Link:

https://presiuniv.knimbus.com/user#/home

E-content:

Alok Prakash, Christopher T. Clarke, Siew-Kei Lam, Thambipillai Srikanthan, "Rapid 1. Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.26, no.3, pp.445-456, 2014. https://ieeexplore.ieee.org/document/7450436/ 2. Ayat, Sayed Omid, Mohamed Khalil-Hani, and Rabia Bakhteri. "OpenCL-based hardware-software co-design methodology for image processing implementation on heterogeneous FPGA platform." In 2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE), pp. 36-41. IEEE, 2015. https://ieeexplore.ieee.org/document/7482154 3. Jelemenská, Katarína, Martin Kardos, and Pavel Cicak. "HSSL specification high-level synthesis." In 2015 13th International Conference on Emerging eLearning Technologies and Applications (ICETA), pp. 1-6. IEEE, 2015. https://ieeexplore.ieee.org/document/7558479 Alhammami, Muhammad, Ooi Chee Pun, and Tan Wooi Haw. "Hardware/software co-4. design for accelerating human action recognition." In 2015 IEEE Conference on Sustainable Utilization And Development In Engineering and Technology (CSUDET), pp. 1-5. IEEE, 2015. https://ieeexplore.ieee.org/document/7446226 Topics relevant to "Skill development": Finite-State Machine with Data path, Languages, Concurrency, State Transitions, A Generic Co-Design Methodology, System Specification, Allocation and Partitioning, Scheduling For developing Skill development" through Participative Learning techniques. This is attained through assessment component mentioned in course handout. Catalogue Mr. V V S Vijaya Krishna prepared by Recommended BOS NO: 15th BOS held on 28/07/2022 by the Board of Studies on Date of Approval by the Academic Academic Council Meeting No. 18, Dated 03/08/2022 Council

Course Code:	Course Title: Er	nbedded Real Time Operating							
ECE5007	Systems	J	L-T-P-C	3	0	0	3		
LCLJUUT	Type of Course:	Theory only		5			5		
Version No.	2.0								
Course Pre- requisites	Embedded Syst Operating Syste	em Design. Embedded C Pro ems	grammin	g, Ba	sic (Conce	epts of		
Anti-requisites	NIL								
Course Description	operating system multitasking ap time systems, Real-time opera	The objective of the course is to introduce the principles of real-time operating systems, and their use in the development of embedded multitasking application software. This course covers the principles of real time systems, Task assignment and scheduling, Resource management Real-time operating systems, RTOS services, Inter task communication Case studies of real-time systems.							
Course Objective	of real time ope	The objective of the course is to familiarize the learners with the concepts of real time operating systems and attain <u>EMPLOYABILITY SKILLS</u> through <u>PARTICPATIVE LEARNING.</u>							
Course	On successful c	ompletion of this course the st	tudents sł	hall b	e abl	e to:			
Outcomes	1) Recognize and classify embedded and real-time systems								
	2) Classify and exemplify scheduling algorithms								
	3) Learn various approaches to real-time scheduling								
	4) Learn softwa	are development process and	tools for F	RTOS	app	icatio	ons		
Course Content:									
Module 1	Introduction to RTOS	Quiz	Memory Recall ba Quizzes	sed	0	9 ses	sion		
Topics:									
Characteristics		eal Time Operating System re of a Real Time System, Arc J, memory, I/O	•						
Module 2	Real Time Scheduling	Assignment / Quiz	Memory Recall ba Quizzes	sed	:	12 se	ession		
Topics:		I							
monotonic ana Scheduling, sc synchronizatior	lysis, task manag heduling criteria, n Mutex: creating	k States Context switching, jement function calls, Concep scheduling algorithms Thre g, deleting, prioritizing mutex aphores, deadlock, priority in	ts, sched ads: Mul <, mutex	uling, ti-thr	, IPC eadi	, RPO	C, CPU nodels,		
Module 3	Process management	Assignment	Programr Assignme	-	12	ses	sion		
Topics:	I	1	L		1				

Resource sharing, Concept and function calls for:- Interrupt service routine, Semaphore, Message que, Event Registers, Pipes, Signals, Timers, Memory management, Communication Interfaces, Process stack management, run-time buffer size, swapping, overlays, block/page management, replacement algorithms, real-time garbage collection

Module 4	Real Time _{Assignment} Operating Systems	Programming Assignment 10 ses	sion
----------	---	----------------------------------	------

Topics:

Overview of various systems: - Linux POSIX system, RTLinux / RTAI, Windows system, MicroC/OS-II, VX Works, Free RTOS, Differences in operating systems.

List of Laboratory Tasks: Nil

Targeted Application & Tools that can be used:

Targeted Applications: Automotive, Healthcare, defense applications

Professionally Used Software: Embedded C, Linux/ Unix

Project Work/Assignment:

 Case Study: At the end of the course students will be given a 'real-world' applicationbased on RTOS as a case study. Students will be submitting a report in appropriate format

2 Article review: At the end of the course a literature review of any 05 recent articles from the reputed national and international journal/ conferences will be given by students. They need to refer to tools like Scopus/ Google-Scholar and submit a report on their understanding of the assigned article in appropriate format.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to present their review work.

Text Book(s):

1. K. V. K. K. Prasad, "Embedded Real-Time Systems: Concepts, Design & Programming", Dream Tech Press, 2010, 3rd Edition

2. Sriram V Iyer, Pankaj Gupta, "Embedded Real Time Systems Programming", Tata Mc-Graw Hill, 2004. 2nd Edition

Reference(s):

Reference Book(s):

1. David. E. Simon, "An Embedded Software Primer", Addison- Wesley Professional, 1st Edition.

2. Raymond J.A. Buhr, Donald L. Bailey, "An Introduction to Real-Time Systems- From Design to Networking with C/C++", Prentice Hall, 1st Edition.

3. C.M. Krishna, Kang G. Shin, "Real-Time Systems", International Editions, Mc-Graw Hill, 1^{st} Edition

Online Resources (e-books, notes, ppts, video lectures etc.):

1. NPTEL online course:- <u>https://nptel.ac.in/courses/106105036</u>

2. University of Michigan :

http://www.eecs.umich.edu/courses/eecs571/lectures/lecture1-intro.pdf

3. US-Texas online video content:-

http://users.ece.utexas.edu/~gerstl/ee445m_s19/lectures.html

4. Online ppts:- https://www.cse.iitb.ac.in/~krithi/courses/684/ts-Sep-2004.pdf

5. <u>https://presiuniv.knimbus.com/user#/home</u>

E-content:

computing", IEE Processors, (ICC 2. Alireza Ejlal Hard Real-Time Circuits and Sys 3. Mastura D. Kistijantoro, "Or System: Benchr Science and Info <u>https://ieee</u> 4. Takako Nor Monitoring Fran Conference	M. Potkonjak, W. Wolf, "Real-time operating systems for embedded E International Conference on Computer Design: VLSI in Computers and CD), 12-15 Oct. 1997 <u>https://ieeexplore.ieee.org/document/628899</u> ii, Bashir M. Al-Hashimi, Petru Eles," Low-Energy Standby-Sparing for Systems", IEEE Transactions on Computer-Aided Design of Integrated atems, VOL. 31, issue.1_ <u>https://ieeexplore.ieee.org/document/6152774</u> Marieska, Paul G. Hariyanto, M. Firda Fauzan, Achmad Imam in performance of kernel based and embedded Real-Time Operating marking and analysis", International Conference on Advanced Computer ormation System (ICACSIS), 17-18 Dec. 2011 kplore.ieee.org/document/6140739 maka, Masato Shimano, Yuta Uesugi, Tomohiro Hase, "Structural Health nework Based on Internet of Things: A Survey", 10th International on Intelligent Systems Design and Applications,
	ieeexplore.ieee.org/document/5687096 "EMPLOYABILITY SKILLS":", MicroC/OS-II, VX Works, RTLinux, Free
	ng Employability Skills through Participative Learning techniques. This is sessment component mentioned in course handout.
	Mr. Kiran Dhanaji Kale
prepared by	
Recommended by the Board of Studies on	3OS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18, Dated 03/08/2022

a. DISCIPLINE ELECTIVES

ECE5008	Course Title: Software for Embedded System Type of Course: Theory only		L-T-P-C	3	0	0	3		
	2.0								
requisites	Before attempting this course the student should have prior knowledge of Digital Logic and Operators, some understanding of Microprocessors and/or Microcontrollers, Assembly Language Programming of any Microprocessors and/or Microcontrollers, Prior C Programming knowledge (would be an added advantage but not compulsory).								
Anti-requisites	NIL								
	This course focuses on the embedded systems. Students writing efficient codes for embe	will be expos	sed to va						
	The course will begin by giving using C programming langua Development Environment (ID managing efficient programs a well as virtual machines, cont elements. To augment the development students will be using various open-source com Git version control, Linux, Virt memory management, dev debuggers, timers and int communications and networkin ready for industry.	age. In the me E) tools will be and design. In crolling of hard learning proce trained in com pilers and too cual Machines ice driver c cerrupt system	next leve oe underta istallation lware kits ess for i npilation a ls such as etc. Addir developme ms, inte	el use aken fo of so s etc. ndeper and ma s GNU tionally ent, o rfacing	of ftwa will nden ake tool r, co comp	Inte uildi re t be t proc chai nce piler f c	egrated ng and ools as he key oftware cess by n GNU, pts like s and levices,		
5	The objective of the course is for embedded systems an PARTICPATIVE LEARNING						oftware hrough:		
	On successful completion of thi	s course the st	udents sh	nall be	able	to:			
Outcomes	 Summarize the concepts to develop software for real time embedded systems. Write efficient programs with IDE tools for embedded systems. Demonstrate various programming steps using open-source compilers and tools for embedded software development. Explain various concepts of memory management, device drivers, timers and interrupt systems, interfacing of devices, communications and networking in embedded systems. 								
Course Content:									
	Introduction to Embedded Systems Software Development	Quiz	Memory based Qu		7	7 se	ssion		
Topics:			1		1				

Review of Embedded Systems and Application Areas, Fundamentals of Software Engineering and Development Processes, Embedded Software - Safety, Security and Quality, Introduction to Embedded Software Modelling, Context Diagrams, State Charts / Finite State Machines (FSMs),.

Module 2	C-Programming for Embedded Systems	Assignment / Quiz	Programming	8 session

Topics:

Review of modeling languages for Embedded Software development, C-Programming Review, Programming ARM Controllers using C – Conditional Statements, Loop Statements, debugging, single stepping, breakpoints, pointers and data structures, variables, numbers and parameter passing.

Module 3	Memory Management and Device Driver Concepts	Assignment	Analysis and Verification	17 session
----------	---	------------	------------------------------	------------

Topics:

Introduction to Memory Organization, Memory Architectures, Memory Segments, Data Memory, Special Keywords (Const, Extern & Static), The Stack, The Heap, Code Memory, Practice on Memory Manipulation Software, Incorporate Memory Manipulation Software into the build system and Evaluation of some Test Functions. Linux - Scripting and Configuration, Kernel Building, Building Libraries and Utilities, Generic Device Driver Development Concepts, Linux Device Drivers.

Project Work/Assignment:

1.Case Studies: At the end of the course students will be given 'real-world' applicationbased circuits like traffic light controller, LCD display, DC motor etc. as a case study. Students will be submitting a report which will include Circuit Diagrams, Design, Working Mechanism and Results etc. in appropriate format.

2. Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer to the library resources and write a report on their understanding about the assigned article in an appropriate format. <u>Presidency University Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

4. Project Assignment:

Assignment 1:

Recently there have been lot of controversies over use of Electronic Voting Machine (EVM) Systems in elections. You have been asked to design an "EVM System" to be used in elections. The system will have additional facility to webcast the voting process live to a central station using Wi-Fi/3G/4G connection by using a high-resolution camera and/or tablet (as of now avoid VVPAT facility). Draw a FSM diagram considering various states, inputs and Outputs.

Assignment 2:

Consider the figure shown below showing the layout of an Embedded System to be designed using the TM4C123x/129x microcontroller. Write a device driver for the individual modules shown such as for stepper motor control, dc motor control, timer and sensing inputs both digital as well as analog.
Text Book(s):
1. Joseph Yiu, "The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors," 3rd Edition, Newnes.
Reference(s):
Reference Book(s):
 Michael Barr and Anthony Massa, "Programming Embedded Systems with C and GNU Development Tools," O'Reilly. Haring D.D. et al., "Embedded Software Development With C," Springer. Jane W S Liu, "Real – Time Systems", Prentice Hall, 2000. Class Notes (CN). Online Resources (e-books, notes, ppts, video lectures etc.):
 Video lectures on "Embedded System using Arm" by Prof. Dr.Indranil Sen Gupta, IIT KGP <u>Lecture 01: Introduction to Embedded Systems - YouTube</u> Lecture series on Embedded Systems by Dr.Santanu Chaudhury,Dept. of Electrical Engineering, IIT Delhi . For more details on NPTEL visit <u>http://nptel.ac.in</u>
 Camposano, R., & Wilberg, J. (1996). Embedded system design. <i>Design Automation for Embedded Systems</i>, 1(1), 5-50. <u>Embedded system design SpringerLink</u> Ryu, S., & Kim, S. C. (2020). Embedded identification of surface based on multirate sensor fusion with deep neural network. <i>IEEE embedded systems letters</i>, 13(2), 49-52. <u>Embedded Identification of Surface Based on Multirate Sensor Fusion With Deep Neural Network IEEE Journals & Magazine IEEE Xplore</u>
Topics relevant to "SKILL DEVELOPMENT": Introduction to Embedded Systems, C-
Programming for Embedded Systems. Memory management concepts for C programming for Skill Development through Participative Learning techniques. This is attained through assessment component mentioned in course handout.
Catalogue Mrs. Aruna Dore
prepared by
Recommended by 15 th BOS held on 28/07/2022 the Board of Studies on
Date of Approval Meeting No. 18 th , Dated 03/08/2022 by the Academic Council

Course Code:	Course Title: : ASIC Design and M	Iodelling								
		lodening	L-T-P-C	3	0	0 3				
ECE5009	Type of Course: Theory only									
Version No.	2.0									
Course Pre- requisites	•	Basic concepts of MOSFETs, Digital Design, Embedded Systems and Interfacing, Hardware Description Language								
Anti-requisites	NIL									
Course Description	This course aims to provide a strong foundation to understand the design of Application Specific Integrated Circuits (ASICs) design for real time digital systems. This course insight into the implementation Strategies for Digital ICs: Custom IC design, Cell-based design methodology. Array based implementation approaches critical physical design issues for future computing systems, and System-On-Chip (SOC) designs. Also, the course analyzes the timing issues in combinational and sequential logic design to represent the physical IC design procedures namely Partitioning, Floor Planning, Placement and Routing with its types.									
Course Objective	The objective of the course is to of ASIC Design and Modelling an PARTICIPATIVE LEARNING.									
Course Outcomes	 Demonstrate the character the character technologies of Logic Devices Summarize the physical ASICs Analyze the faults and timi 	 Summarize the physical design process utilized in the design of ASICs Analyze the faults and timing issues in the developed ASIC design Classify the FPGA devices based on the architecture and design 								
Course										
Content:										
Module 1	Overview of ASIC and PLD	Quiz	Memory Recall-bas Quizzes	sed	ses	10 sio s				
Topics:										
Technologies: A	s - Design flow – CAD tools ntifuse – static RAM – EPROM and and EPROMs – PLA –PAL. Gate Arra	EEPROM technology,	Programm	-						
Module 2	ASIC Physical Design	Assignment / Quiz	Memory Recall-bas Quizzes	sed	ses	LO sio s				
Topics:		-	1		1					
measurement o	n -partitioning - partitioning me f delay - floor planning - placem l routing - circuit extraction – DRC.	ent – Routing: glob								
Module 3	Logic Synthesis, Simulation and Testing	Assignment	Analysis a Verificatio		ses	LO sio s				

Design systems - Logic Synthesis - Half gate ASIC -Schematic entry - Low level design language - PLA tools -EDIF- CFI design representation. Verilog and logic synthesis -VHDL and logic synthesis - types of simulation -boundary scan test - fault simulation - automatic test pattern generation.

Module 4	FPGA Testing		Memory Recall- based Quizzes	10 session s
----------	-----------------	--	---------------------------------	--------------------

Topics:

Field Programmable gate arrays- Logic blocks, routing architecture, Design flow technology - mapping for FPGAs ,FPGA Verification Techniques, PLB Architecture, BIST Architecture using Diagnostic Procedure Xilinx XC4000 - ALTERA's FLEX 8000/10000, and their speed performance

Project Work/Assignment:

1. Case Studies: At the end of the course students will be given case studies on Xilinx XC4000 and ALTERA's FLEX 8000 in the appropriate format.

2. Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer to the library resources and write a report on their understanding of the assigned article in the appropriate format. <u>Presidency University Library Link</u>.

3. Presentation: There will be a seminar presentation, where the students will be given a topic. They will have to explain/teach the working and discuss the applications for the same.

4. Project Assignment: (Don't be specific)

Reconfigured VLSI architecture for DSRC applications. This topic mainly gives information on how ITS concepts can be used to provide more safety and leisure in traveling at a low cost.

DSRC (Dedicated short-range communication) is wireless communication technology. It enables different users to be better informed, and make safer, more coordinated, and advanced use of transportation networks. ITS has provided this unique service. DSRC can be classified into two categories. These are automobile to automobile and automobile to roadside.

DSRC uses FM0 and Manchester codes for encoding. The diversity between the 2 codes limits the potential to design fully reused VLSI architecture for both codes. SOLS is used to design fully reused VLSI architecture.

In this VLSI design project, with this the Similarity oriented logic simplification techniques (SOLS) technique and many more techniques discussed above result in improvement in HUR, area optimization, reduced power consumption, lower latency, and elimination of many other limitations on hardware utilization.

The FM0 and Manchester encoders are designed with these techniques to achieve high speed and fully reconfigured VLSI architecture for the application system.

Assignment 1	: Implement	Programmable	Logic	Devices:	ROMs	and	EPROMs	-	PLA	-PAL
using Cadence	e tool									

Assignment 2: Case studies

1. M.J.S .Smith, "*Application Specific Integrated Circuits*", 1st Edition, Addison – Wesley Longman Inc., 1997.

2. Naveed Sherwani, "*Algorithms for VLSI Physical design automation*", 3rd Edition, Springer International edition, 2005.

Reference(s):

Reference Book(s):

1. Himanshu Bhatnagar, "Advanced ASIC Chip Synthesis", 2nd Edition, Kluwer Academic Publisher, 2002

2. Farzad Nekoogar, "*Timing Verification of Application-Specific Integrated Circuits*", 1st Edition, Farzad Nekoogar, Prentice-Hall. 1999.

3. J. Bhaskar, "Verilog HDL for synthesis",1st Edition, BS Publication,2004:

Online Resources (e-books, notes, ppts, video lectures etc.):

1. NPTEL Course on VLSI Design Verification and test, by Dr. Santosh Biswas, Prof.Jatindra Kumar Deka, Prof.Arnab sarkar, IIT Guwahati. https://nptel.ac.in/courses/117103125

 NPTEL Course on VLSI Circuits, by Prof. S. Srinivasan, IIT Madras. <u>https://nptel.ac.in/courses/117106092</u>
 E-content:

1. C.-Y. Lee; F.V.M. Catthoor; H.J. de Man, "An efficient ASIC architecture for real-time edge detection", IEEE Transactions on Circuits and Systems, Volume: 36, Issue: 10, October 1989, pp: 1350-1359. <u>https://ieeexplore.ieee.org/document/44350</u>

2. Masudul Hassan Quraishi , Erfan Bank Tavakoli, and Fengbo Ren, "A Survey of System Architectures and Techniques for FPGA Virtualization", IEEE Transactions on Parallel and Distributed Systems, Vol. 32, No. 9, September 20, pp: 2216-2230. https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9369140

3. MJ, S. P. Comprehensive Study of Popular VLSI Test Scan Architecture. <u>https://www.ijert.org/comprehensive-study-of-popular-vlsi-test-scan-architecture</u>

Topics relevant to "EMPLOYABILITY SKILLS": ASIC Design and Floor planning," FPGA architecture and FPGA fabrics, FPGA testing for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Mrs. Aruna Dore
Recommended by the Board of Studies on	15 th BOS held on 28/07/2022
Date of Approval by the Academic Council	Meeting No. 18 th , Dated 03/08/2022

						-				
Course Code:	Course Title: Desig	in for Testability	L- T-P- C							
ECE5010	Type of Course: T	heory only		3	0	0	3			
Version No.	2.0	2.0								
Course Pre- requisites	multiplexers, deco	Basic concepts of Digital Logic Circuits using gates, flip-flops, registers, multiplexers, decoders etc. Basic electronic Circuits and Mathematics and Fundamentals of VLSI Design-based systems.								
Anti-requisites	NIL	NIL								
Course Description	and design for tes manufacturing defe fault simulation a combinational and synthesis for testa path design, and demonstrates the	es an in-depth theory of tability for digital VLSI cir ect models are introduced algorithms targeting the d sequential logic testing ability schemes such as l Core based testing are test compression and com near decompression base	cuits and syst along with te different fau are covere BIST (Built-Ir introduced. paction schem	tems. st ger ilt m id, ai n-Self The nes su	Des nerat odel nd c -Test cour uch a	ign tion s. E diffe t), s se as co	and and Both rent scan also ode-			
Course Objective	-	e course is to familiarize th bility and attain <u>EMPLC</u> ARNING.				-	s of: sing			
Course Outcomes	 Interpret th yield in IC designed Discuss the Analyze the 	pletion of this course the st ne concepts of testing whic gn. generation of test patterns various test generation mo the BIST techniques for im	ch can help t s. ethods	o des	ign a		tter			
Course Content:										
Module 1	Introduction to DFT and Fundamentals of DFT	Assignment/Quizzes	Memory Reca based Quizze		Se	10 ssioi	าร			
Topics:	1	I								
circuits and system Fabrication Process,	ns, Exhaustive Test, ATE Basics.	generation, and design ting and basics of testing			-					
Module 2	Scan Insertion and compression	Assignment	Simulation ar analysis task		S	essi	10 ons			
Topics:					-					
protocol and unders	standing, Lock-Up L	ules, Scan DRC Checks, atches, Basics for Compres undary scan. Controllability	ssion, Compre	ssion	Tecł	nniq	ues,			
Module 3	Introduction to ATPG	Assignment/Quizzes	Design Analy	sis	s	essi	10 ons			
		1			·					

Fault models, Fault classes, Pattern generation and simulation, simulations and debugging, Diagnosis flow and fault simulation. Automatic Test Pattern Generation (ATPG) in DFT, ATPG classification, Combinational ATPG (e.g. D, PODEM, FAN), Sequential ATPG.

Module 4	BIST Archite Memory Logic BIST	,	Assignment/Project	Data Analysis	10 Sessions
BIST Design Ru	ules, Test Patte	ern Ge	eneration ,Exhaustive Tes	ting ,Pseudo-Rando	om Testing,

,Delay Fault Testing, BIST Architectures circuits with scan chain.

Targeted Application & Tools that can be used:

Application Area – Hardware design Engineer, DFT engineer, VLSI design Engineer.

Professionally Used Software: Cadence-Modus, Tessent

Project work/Assignment:

 Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

3. Project Assignment:-

Project 1. The emphasis on online education is increasing now-a-days, based on the current scenario, one organization designs a prototype for smooth and interactive learning platforms, consider the design with following functions embedded:

1.Locking of meeting after 10 minutes

2.Control over the class by the instructor

You are free to add functions. Enlist the test cases and pattern you will use to test the design.

Assignment 1. A block level design is given as a project to design engineer, it is given for DFT engineer for testing, he/she needs to insert scan and generate patterns, to get the required test coverage. What will be your approach for the same?

Assignment 2. ALU is the heart of the processors, The basics ones start with 4 bit and beyond. Analyze the test patterns for 4 bit ALU in HDL environment and use test patterns for testing the design.

Textbook(s):

1. Laung-Terng Wang, Cheng-Wen Wu, and Xiaoqing Wen, "VLSI Test Principles and Architectures" The

Morgan Kaufmann, 2013

References:

Reference Book(s):

Z.Navabi, "Digital System Test and Testable Design", Springer, 2011.

2. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, System-on-Chip Test Architectures: Nanometer Design for Testability, Morgan Kaufmann, First Edition, 2010. 3. Huertas JL, (editor), "Test and design-for-testability in mixed-signal integrated circuits", The Netherlands: Kluwer Academic; 2004. Online Resources (e-books, notes, ppts, video lectures etc.): 1. Lecture videos for design for testability: <u>https://onlinecourses.nptel.ac.in/noc20_ee76</u> 2. PPT on Design for Testability, Link : https://eecs.ceas.uc.edu/~jonewb/DFTnew.pdf 3. https://www.youtube.com/watch?v=MgCFUO2BrkQ https://www.youtube.com/watch?v=MEaMm423t0w&list=PLZilBaHNchvOFBWBAtAP9exw QqYpKasO4 5. https://www.geeksforgeeks.org/design-for-testability-dft-in-software-testing/ 6. https://web.stanford.edu/class/archive/ee/ee371/ee371.1066/lectures/lect 14.2up.pdf E-Content 1. Bukovjan, Peter, Meryem Marzouki, and Walid Maroufi. "Design for testability reuse in synthesis for testability." Proceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No. PR00387). IEEE, 1999. 2. Williams, Thomas W. "Design for Testability: The Path to Deep Submicron." 14th Asian Test Symposium (ATS'05). IEEE, 2005. 3. Williams, Thomas W. "Design for testability: today and in the future." VLSI Design, International Conference on. IEEE Computer Society, 1997. 4. Williams, Thomas W., and Kenneth P. Parker. "Design for testability—A survey."*Proceedings* of the IEEE 71.1 (1983): 98-112. 5.Ghosh, Indradeep, Niraj K. Jha, and Sujit Dey. "A low overhead design for testability and test generation technique for core-based systems-on-a-chip." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 18.11 (1999): 1661-1676. Topics relevant to "EMPLOYABILITY SKILLS": Fault models, Fault classes, Pattern generation and simulation, simulations and debugging, Diagnosis flow and fault simulation ATPG, BIST, Projects based on Various design for testability recently published research articles for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout. Catalogue prepared Ms Akshaya M Ganorkar by 15th BOS held on 28/07/2022 Recommended by the Board of Studies on Date of Approval Meeting No. 18th , Dated 03/08/2022 by the Academic Council

Course Code:	Course Title: CAD for	VLSI						
ECE5011	Type of Course: Thec	ory only	L-T-P-C	3	0	0	3	
Version No.	2.0							
Course Pre-requisites	-	Basic concepts of Digital Electronics, VLSI design flow, VLSI circuits implementation for complex digital and analog systems.						
Anti-requisites	NIL							
Course Description	The purpose of this course is to introduce the fundamentals techniques and algorithms used in Computer-Aided Design. This course insight into the modelling, analysis, computer-aided design (CAD) algorithms for real time VLSI applications. The course develops design skills to apply algorithms related to physical design of VLSI circuits.							
Course Objective	The objective of the course is to familiarize the learners with the concepts of CAD tools and attain <u>EMPLOYABILITY SKILLS</u> by using <u>PARTICIPATIVE LEARNING.</u>							
Course Outcomes	 On successful completion of this course the students shall be able to: 1. Demonstrate the graph theory algorithms utilized in VLSI Design. 2. Apply the algorithms of Partitioning, Placement and Floor planning in the VLSI IC design. 3. Analyse the computational complexity of physical design algorithms. 4. Illustrate the routing algorithms and its employment in the IC fabrication. 							
Course Content:								
Module 1	Design methodologies and CAD tools	Quiz	Memory Red based Quizz			10 classe		
Topics:	I	1	1					
Design domains, desigr tools, data structure fo first search, Dijkstra's a	r graph representation,	, Graph algorithm		-				
Module 2	Computational complexity and layout compaction	Assignment	Design Anal	ysis		9 clas	ses	

Combinatorial optimization problems, decision problems, Complexity classes, NP completeness and NP hardness, symbolic layout, applications of compaction, informal problem formulation, maximum distance constraints, and algorithms for constraint graph compaction.

Module 3 Floor plannin	Assignment Desig	gn Analysis 10 classes
---------------------------	------------------	------------------------

Wire length estimation, Types of placement problem, placement algorithms-constructive placement, iterative improvement, KL partitioning algorithm, floor planning concepts-terminology, representation and problems, shape functions and floor plan sizing.

Module 4	Routing and Synthesis	Logic Assignment	Programming and simulation	9 classes
----------	--------------------------	---------------------	----------------------------	-----------

Topics:

Area routing, channel routing-models, vertical and horizontal constraint graphs, left edge algorithm, channel routing algorithms, introduction to combinational logic synthesis, Binary decision diagrams: ROBDD principles, implementation, construction and manipulation and two level logic synthesis.

List of Laboratory Tasks: Nil

Targeted Application & Tools that can be used:

Targeted Applications: Application Areas are aspects of Computational Circuit Analysis, VLSI Circuit Analysis, Timing Verification and Optimization, Design and Layout Generation.

Professionally Used Software: VHDL compiler and simulator, logic synthesis tools, and automatic place and route tools available with Vivado design suit.

Project work/Assignment:

Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency</u> <u>University Library Link</u>.

Presentation: There will be a group presentation on the topics Breadth-first search, Algorithms for Constraint-graph Compaction, Placement Algorithms Assignment, Routing Algorithms, where the students have to explain/demonstrate the working and discuss the applications for the same.

Assignment:

1. Develop a heuristic algorithm for finding a maximum bipartite subgraph in circle graphs.

2. Suggest modifications to the Kernighan-Lin algorithm to speed up the algorithm.

3. Design an efficient heuristic algorithm based on maze routing to simultaneously route two 2-terminal nets on a grid graph. Compare the routing produced by this algorithm with that produced by Lee's maze router by routing one net at a time.

4. Implement the approximation algorithm for finding a k-independent set in circle graphs.

5. Experimentally evaluate the performance of the algorithm by implementing an exponential time complexity algorithm for finding a *k*-independent set.

Text Book(s):

1. S.H. Gerez, "Algorithms for VLSI Design Automation", John Wiley & Sons, 2006 $2^{\rm nd}$ Edition.

2. M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed- Signal VLSI circuits", 2001 2nd Edition.

Reference(s):

Stephen Trimberger, "Introduction to CAD for VLSI", Kluwer Academic publisher, 2002.
 Naveed Shervani, "Algorithms for VLSI physical design Automation", Kluwer Academic Publisher, 2nd edition.

 G. Hachtel and F. Somenzi, "Logic Synthesis and Verification Algorithms", Kluwer, 1998.
 N.A. Sherwani, "Algorithms for VLSI Physical Design Automation", Kluwer Academic Publishers; 3rd ed., 1999.

Online and Web resource (s):

1. Lecture videos for CAD for VLSI Design Part 1 by Prof. V. Kamakoti and Shankar Balachandran Department of Computer Science Engineering, IIT Madras https://nptel.ac.in/courses/106/106/106106088/

2. Power point slides for CAD for VLSI by IIT Kharagpur http://www.facweb.iitkgp.ac.in/~isg/CAD/

3. Lecture video on important CAD tools by Prof. Hitesh Dholakiya by Engineering Funda https://www.youtube.com/watch?v=hJTK5nj1iq8

4. Lecture video on important VLSI CAD Part-1 by Prof. Rob. A. Rutenbar by University of Illinois - <u>https://www.youtube.com/watch?v=WLdbujc-aH4</u>

5. Lecture video on important VLSI CAD Part-2 by Prof. Rob. A. Rutenbar by University of Illinois - <u>https://www.youtube.com/watch?v=zkFRfmySFOw</u>

Presidency University Library Link:

https://presiuniv.knimbus.com/user#/home

E-Content:

1. Cong, J. Kahng, A.B. Kwok-Shing Leung "Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design" in IEEE transactions on computer Aided Design of Circuits and Systems, Volume: 17, Issue: 1, January 1998, doi:10.1109/43.673630, https://puniversity.informaticsglobal.com:2069/document/673630

 Dewan, Monzurul Islam; Kim, Dae Hyun "NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization" in IEEE transactions on computer Aided Design of Circuits andSystems,doi:10.1109/TCAD.2020.2966551. https://puniversity.informaticsglobal.com:2069/document/8957675

3. H. Martin Bucker and Christian Sohr Bucker "Reformulating a Breadth-First Search Algorithm on an Undirected Graph in the Language of Linear Algebra" in IEEE 2014 International Conference on Mathematics and Computers in Sciences and in Industry, 33–35. doi:10.1109/MCSI.2014.40

https://ieeexplore.ieee.org/abstract/document/7046157

4. Farnaz Towhidi, Arash Habibi Lashkari "Binary Decision Diagram (BDD)" in IEEE 2009 International conference on future computer and communication, 03-05 April 2009, doi:10.1109/ICFCC.2009.31 https://ieeexplore.ieee.org/abstract/document/5189833.

Topics relevant to "EMPLOYABILITY SKILLS": Design Methodologies, Algorithmic Graph Theory, Tractable and Intractable Problems, Layout compaction, Placement and Partitioning, floor planning, Routing for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Ms. R Anusha
Recommended by the Board of Studies on	15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Meeting No. 18th , Dated 03/08/2022

Course Code:	Course Title: Reconfigurable C	Computing						
ECE5012	Type of Course: Theory only		L-T-P-C	3	0	0	3	
Version No.	2.0							
Course	Basic concepts of Microproces							
Pre-requisites	their architectures. Basics of Hardware Description Languag		-	ing	con	cepts	and	
Anti-requisites	NIL							
Course Description	In recent times, the VLSI technology has triggered a novel architecture for computers that utilizes the parallelism concept in real time applications. The advent of reconfigurable computing provided versatility in the hardware circuitry, with high accuracy in computing and overcoming the fixed hardware configurations as present in conventional digital controllers. In this course, the students will comprehend the advanced reprogramming computation used in hardware and software. This course will enhance the basic of configurability in real time application. The purpose of the course reconfigurable computing is to instruct students about the possibilities and rapidly growing interest in adaptive hardware and corresponding design techniques by providing them the necessary knowledge for understanding and designing reconfigurable hardware systems and studying applications benefiting from dynamic hardware reconfiguration.							
Course Objective	concepts of reconfigurable	The objective of the course is to familiarize the learners with the concepts of reconfigurable computing and attain <u>EMPLOYABILITY</u> SKILLS by using PARTICIPATIVE LEARNING.						
	On successful completion of th	nis course the	students	shal	l be	able	to:	
	CO1 - Illustrate partial reconfiguration for various applications using peripheral devices.							
Course	CO2 - Develop the reconfigurable system using HDL and FPGAs.							
Outcomes	CO3 - Demonstrate an embedded system on FPGA using IP blocks.							
CO4 - Analyze the reconfigurable computing for block optimization in FPGA.					s ap	oplica	tions	
Course Content:	1							
Module 1	Reconfigurable Computing	Quiz	Compreh	ensio	on	1: sess		
and Issues, Fund	Topics: Reconfigurable Computing Systems, Evolution and Characteristics, Advantages and Issues, Fundamental Concepts and Design Steps, Domain Specific Processors and Application Specific Processors.						-	
Module 2	Reconfigurable Architectures	Assignment / Case Study	Applica	tion		1 sess		

Topics: Classification of Reconfigurable Architectures, FPGA Technology and Architectures, LUT devices and Mapping, Placement and Partitioning. Interconnections in Reconfigurable Architectures: Routing and Switching concepts.

Module 3		Pro	rogramming Technology			As	Assignment Analysis		Analysis		se	10 ession
Topics: Reconfi <u>c</u>		ed	Programming	and	Hig	gh	level	Sy	nthesis	using	C,	Partial

Module 4	ntellectual Property Based Design	Project	Application	9 session	
----------	--------------------------------------	---------	-------------	--------------	--

Topics: Intellectual Property Based Design: Soft core, Firm core and Hard Core, Software tools.

Project Work/Assignment:

 Case Studies: At the end of the course students will be given case study on "IP based design in VLSI". Students will be submitting a report in appropriate format.

Presentation: Individual presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

 Project Assignment: The project work will be given on "Configurability in FPGA based Digital Design" and the students have to complete the work using the Cadence tools and documentation of the entire work in prescribed format to be submitted.

Assignment 1: Different Placement and Routing algorithms in FPGA

Assignment 2: Validation of Advanced Digital Design using the Xilinx Vivado Tool

Text Book(s):

1. S. Hauck ,"Reconfigurable Computing: Theory and practice of FPGA based Computation", 2nd Edition, Morgan Kaufmann, 2008.

2. Simon, "Programming FPGA's: Getting started with Verilog",1st Edition, Mc Graw – Hill Education,2016.

3. Wayne Wolf, "FPGA-Based System Design",1st Edition, Pearson Education, , 2005. S. Palnitkar,"Verilog HDL",Pearson Education, 1st Edition, 2003.

Reference(s):

Reference Book(s):

1. M. Gokhale and P. Graham, "Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays", 2nd Edition, Springer, 2005.

2. C. Maxfield, "The Design Warrior's Guide to FPGAs", 1st Edition, Newnes, 2004. Online Resources (e-books, notes, ppts, video lectures etc.):

1. NPTEL Course on "Digital System design with PLDs and FPGAs" by Prof. Kuruvilla Varghese https://www.digimat.in/nptel/courses/video/117108040/L01.html

 NPTEL COURSE on "FPGA Architecture and Programming using Verilog HDL" by Dr. Jayaraj U Kidav, https://elearn.nptel.ac.in/shop/partnering-courses/lab-workshop-fpgaarchitecture-and-programming-using-verilog-hdl/

E-content:

 Sara M. Mohamed , Wafaa S. Sayed , Ahmed G. Radwan, and Lobna A. Said, "FPGA Implementation of Reconfigurable CORDIC Algorithm and a Memristive Chaotic System With Transcendental Nonlinearities", IEEE Transactions on Circuits And Systems—I: Regular Papers, April 2022, pp:1-8. <u>https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9759515</u>
 Jixuan Li, Ka-Fai Un , Member, IEEE, Wei-Han Yu , Member, IEEE, Pui-In Mak, Fellow, IEEE, and Rui P. Martins, "An FPGA-Based Energy-Efficient Reconfigurable Convolutional Neural Network Accelerator for Object Recognition Applications", IEEE Transactions on Circuits and Systems—II: Express Briefs, Vol. 68, No. 9, September 2021, pp: 3143-

3147. <u>https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9476039</u>

3. Rui Yao, Yinhua Zhao , Yongchuan Yu, Yihe Zhao, and Xueyan Zhong, "Fast Search and Efficient Placement Algorithm for Reconfigurable Tasks on Modern Heterogeneous FPGAs", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 30, No. 4, April 2022, pp: 474-487.

https://ieeexplore.ieee.org/document/9728733/authors#authors

Joao MP Cardoso, Andre DeHon, and Laura Pozzi, "Guest Editorial: IEEE TC Special Section on Compiler Optimizations for FPGA-Based Systems", IEEE Transactions on Computers, Vol. 70, No. 12, December 2021, pp: 2013-2014.

https://ieeexplore.ieee.org/document/9605656

Topics relevant to "EMPLOYABILITY SKILLS": Domain Specific Processors and Application Specific Processors, Reconfigurable Architectures, FPGA Technology and Architectures, Intellectual Property Based Design for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Dr. Joseph Anthony Prathap
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th, Dated 03/08/2022

Course Code:	Course Title: VLSI Arch	hitecture						
ECE5013	Type of Course: Theory onlyL-T-P-C3003							
Version No.	2.0	2.0						
Course Pre- requisites	Basic concepts of VLSI Design, FPGA, memory devices, and digital ntegrated circuits							
Anti-requisites	NIL							
Course Description	FPGA fabrics. The cou software that leads to digital VLSI circuits.	his course provides insights into the fundamentals of FPGA architecture, PGA fabrics. The course develops the knowledge of both hardware and oftware that leads to the design and implementation of both analog and ligital VLSI circuits. The course emphasizes FPGA fabric architecture, ighlighting design implementation using FPGA and PLDs.						
Course Objective	5	purse is to familiarize the le puting and attain <u>EMPLOY,</u> I <u>ING.</u>			•			
Course Outcomes	On successful completion of this course the students shall be able to: 1. understand the FPGA architectures 2. understand FPGA fabrics 3. understand combinational and sequential machines 4. develop logic implementation using FPGAs 5. develop logic implementation using PLDs							
Course Content:								
Module 1	FPGA FABRICS	Quiz	Memory Recall- based Quizzes	ses	10 sions			
Topics:	1	1						
		M-based FPGAs, permaner A fabrics, Architecture of FF		nmed	FPGAs,			
Module 2	COMBINATIONAL LOGIC AND SEQUENTIAL MACHINES	Assignment / Quiz	Memory Recall- based Quizzes	10 se	essions			
Topics:	1	1						
optimization, arit		ombinational network del al machine design process,						
Module 3	LOGIC IMPLEMENTATION USING FPGAs	Assignment	Analysis and Verification		essions			
	l		1	1				
Topics:								
Syntax-directed	l dependent logic optim	ementation by macro, logi izations, physical design fo						

PLDS	Recall-based	sessions
	Quizzes	

Introduction to PLDs, programmable sum-of-products arrays, PAL fuse matrix and, combinational outputs, PAL outputs with programmable polarity, PAL devices with programmable polarity, universal PAL, and generic array logic.

Project Work/Assignment:

1. Case Studies: At the end of the course students will be given case studies on Xilinx XC4000 and ALTERA's FLEX 8000 in the appropriate format.

2. Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer to the library resources and write a report on their understanding of the assigned article in the appropriate format. Presidency University Library Link.

3. Presentation: There will be a seminar presentation, where the students will be given a topic. They will have to explain/teach the working and discuss the applications for the same.

4. Project Assignment:

Reconfigured VLSI architecture for DSRC applications. This topic mainly gives information on how ITS concepts can be used to provide more safety and leisure in traveling at a low cost. DSRC (Dedicated short-range communication) is wireless communication technology. It enables different users to be better informed, and make safer, more coordinated, and advanced use of transportation networks. ITS has provided this unique service. DSRC can be classified into two categories. These are automobile to automobile and automobile to roadside. DSRC uses FM0 and Manchester codes for encoding. The diversity between the 2 codes limits the potential to design fully reused VLSI architecture for both codes. SOLS is used to design fully reused VLSI architecture. In this VLSI design project, with this the Similarity oriented logic simplification techniques (SOLS) technique and many more techniques discussed above result in improvement in HUR, area optimization, reduced power consumption, lower latency, and elimination of many other limitations on hardware utilization. The FM0 and Manchester encoders are designed with these techniques to achieve high speed and fully reconfigured VLSI architecture for the application system.

Assignment 1: Implement various digital circuits using FPGA

Assignment 2: VLSI architecture for delay efficient 32-bit multiplier.

Text Book(s):

1. Wayne Wolf (2004), FPGA Based System Design, Pearson Education, New Delhi.

2. Robert Dueck (2005), Digital design With CPLD Applications and VHDL, Thomson Learning, USA.

Reference(s):

Reference Book(s):

1. Vikram Arkalgud (2011), VLSI Design: A Practical Guide for FPGA and ASIC Implementations, Springer Science, USA.

2. Leo Chartrand (2003), Advanced Digital Systems: Experiments & Concepts with CPLD's, Thomson Learning, USA

Online Resource	es (e-books, notes, ppts, video lectures etc.):						
Hatai, IIT KGP							
	 PG Level Advanced Certification Programme in VLSI Chip Design <u>https://iisc.talentsprint.com/vlsi/index.html</u> 						
E-content:							
Architecture De	 Fan, Y. C., Yu, Q., Schumann, T., Chien, Y. R., & Lu, C. C. (2014). Advanced VLSI Architecture Design for Emerging Digital Systems. VLSI Design, 2014, 746132-1. <u>https://www.hindawi.com/journals/vlsi/2014/746132/</u> 						
sorting to deno 71, 102880.	sorting to denoise image with minimum comparators. Microprocessors and Microsystems,						
https://www	w.sciencedirect.com/science/article/pii/S0141933119302522						
	Comprehensive Study of Popular VLSI Test Scan Architecture. w.ijert.org/comprehensive-study-of-popular-vlsi-test-scan-architecture						
Interpolation: /	J., Selvathi, D., & Sophia, V. M. (2014). VLSI Architectures for Image A Survey. VLSI Design. w.hindawi.com/journals/vlsi/2014/872501/						
Topics relevant to "EMPLOYABILITY SKILLS": FPGA architecture and FPGA fabrics, Scaling and Design Rules, Performance analysis of sequential machines, FPGA and PLD fo developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.							
Catalogue prepared by	Dr. Manikandan M						
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022						
Date of Approval by the Academic Council	Academic Council Meeting No. 18th, Dated 03/08/2022						

Course Code:	Course Title: Network	ked Embedded						
ECE5014	Applications		L- T-P- C	3 0	3			
LCLJUI4	Type of Course: The	ory only		5 0	J			
Version No.	2.0							
Course Pre- requisites	Computer Networks, E	Embedded Syste	ems					
Anti-requisites	NIL							
Course Description	This course deals wi Embedded Systems Industrial Automatic Automation.	- Wireless Se	nsor Networks, A	Automotive				
Course Objective	The objective of the concepts of netw EMPLOYABILITY SKILI	orked embed	lded applications	and	h the attain			
Course Outcomes	On successful complet	tion of this cours	se the students sha	all be able t	to:			
	1) Summarize the background the second se		ss networks and	understan	d the			
	2) Classify the wired a	and wireless eml	bedded systems					
	3) Apply the embedde	ed networks for a	car domains					
	4) Differentiate the systems	intra and in	ter-vehicular netv	work emb	edded			
Course Content:								
Module 1	Wireless Sensor Networks	Quiz	Memory Recall based Quizzes	15 Ses	sion			
Topics:								
WSN Design Challe	eless Sensor Network enges, WSN Deployme Routing, Applications, Industrial Automation in Network Embedded Systems	ent, WSN Protoc Building & Debu	ol Stack - Time		zation,			
Topics								
Topics:					h			
Network Embedded	ed Manufacturing & Systems, Industrial N I Systems, Industrial N Industrial Networks, H	Networks - Modi	fied Ethernet, Top	of Etherne				
Module 3	Vehicular Networked Embedded Systems	Assignment	Memory Recall based Quizzes	10 Sess	ions			
	ks for Car Domains, In , Time Triggered Syste							

Targeted Application & Tools that can be used:

Targeted Applications: Automotive Systems, Fitness Trackers, GPS Systems, Internet of Things, Surveillance and monitoring for security, Blind spot warning, etc.,

Professionally Used Software: Arduino, Raspberry Pi, Network Simulator

Project Work/Assignment:

 Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> <u>Library Link</u>.

 Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

3. Project Assignments:- Implementations of embedded system concepts in Arduino & Raspberry pi boards and wireless sensor networks using Network Simulator

Text Book(s):

1. R.Zurawski, "*Network Embedded Systems*", CRC press, 2009. 2nd Edition Reference(s):

Reference Book(s):

1. G.Pottie, W.Kaiser, "*Principles of Embedded Networked System Design*", Cambridge University Press, 2005, 2nd Edition.

Online Resources (e-books, notes, ppts, video lectures etc.):

1. NPTEL online content: <u>https://nptel.ac.in/courses/108102045</u>

2. NPTEL online content: https://nptel.ac.in/courses/108105057

3. Online notes: https://www.tutorialspoint.com/what-are-wireless-sensor-networks

E-content:

1. Fummi, F., Quaglia, D., & Stefanni, F. (2008, September). A SystemC-based framework for modeling and simulation of networked embedded systems. In 2008 *Forum on Specification, Verification and Design Languages* (pp. 49-54). IEEE. https://ieeexplore.ieee.org/abstract/document/4641420

 Bello, L. L., Mariani, R., Mubeen, S., & Saponara, S. (2018). Recent advances and trends in on-board embedded and networked automotive systems. *IEEE Transactions on Industrial Informatics*, 15(2), 1038-1051. <u>https://ieeexplore.ieee.org/document/8521696</u>

3. Sandberg, H., Amin, S., & Johansson, K. H. (2015). "*Cyberphysical security in networked control systems: An introduction to the issue"*. *IEEE Control Systems Magazine*, *35*(1), 20-23.

https://ieeexplore.ieee.org/document/7011179

Topics relevant to "EMPLOYABILITY SKILLS": Wireless Industrial Networks, Vehicular Network Embedded Systems, Ethical considerations while developing Vehicular Embedded network model. Computer Integrated Manufacturing & Field Buses, Wired and Wireless Ethernet based Network Embedded Systems for developing Employability Skills through

Participative Learr mentioned in cours	ning techniques. This is attained through assessment component e handout.
Catalogue prepared by	Dr. T. Prabhu
Recommended by the Board of Studies on	BOS NO: 15 th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18 th , Dated 03/08/2022

Course Code:	Course Title: Network	Security	L- T-P-					
ECE5015	Type of Course: Theo	ry only	С	3	0	0	3	
Version No.	2.0							
Course Pre- requisites	Computer Networks an	d Protocols						
Anti-requisites	NIL							
Course Description	The course is a study of fundamental concepts and principles of computing and network security. The course covers basic security topics, including symmetric and public key cryptography, digital signatures, cryptographic hash functions, authentication pitfalls, and network security protocols. It covers the underlying principles and techniques for network and communication security. Practical examples of security problems and principles for countermeasures are given. The course also surveys cryptographic and other tools used to provide security and reviews how these tools are utilized in protocols and applications.							
Course Objective	The objective of the course is to familiarize the learners with the concepts of network security and attain <u>EMPLOYABILITY SKILLS</u> by using <u>PARTICIPATIVE LEARNING.</u>							
Course Outcomes	On successful completion of this course the students shall be able to:							
	 Summarize the basi of operation Explain the concent 		·			d the i	modes	
	 Explain the concepts of various Encryption techniques Analyze the major security issues associated with the system and network security techniques 							
	4) Apply standard secu	•						
Course Content:								
Module 1	Introduction	Quiz	Memory Reca based Quizze		8	3 Sess	ions	
Topics:								
	lassical and Modern T on Techniques, DES, I	•	-				-	
Module 2	Encryption Techniques	Assignment/ Quiz	Real time Application Project		8	Sessi	ons	
Topics:	J	1						
	nms and Hash Functions Algorithm, Digital Sign	•	· ·	-		, Publ	ic Key	
Module 3	System Security & Network Security	Assignment/ Quiz	Memory Reca based Quizze		1!	5 Sess	ions	
System Security: E	l Backups, integrity Mana	gement, Prote	cting against P	Progr	amm	ned Th	ireats,	

Viruses and

Worms, Physical Security, Personnel Security. Network Security: Protection against Eavesdropping, Security for Modems, IP Security, Web Security, Electronic Mail Security, Authentication, Applications.

Module 4 Security Tools	Assignment/ Quiz	Memory Recall based Quizzes	9 Sessions
-------------------------	---------------------	--------------------------------	------------

Security Tools: Firewalls, Wrappers, Proxies, Discovering a Break-in, Denial of Service Attacks and

Solutions, Cryptographic Security Tools: KERBEROS, PGP, SSH, SRP, OPIE.

Targeted Application & Tools that can be used:

Targeted Applications: Network Security involves access control, virus and antivirus software, application security, network analytics, types of network-related security (endpoint, web, wireless), firewalls, VPN encryption and more

Professionally Used Software: Security Tools: Firewalls, Wrappers, Proxies, Discovering a Break-in, Denial of Service Attacks and Solutions. Cryptographic Security Tools: KERBEROS, PGP, SSH, SRP, OPIE.

Project Work/Assignment:

 Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> <u>Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

 Project Assignments: Implementation of various concepts in network security using Cryptographic security tools.

Text Book(s):

1. William Stallings, "*Cryptography and Network Security: Principles and Practice*", Pearson. Sixth Edition.

Reference(s):

Reference Book(s):

- 1. M. Speciner, R. Perlman, C. Kaufman, "*Network Security: Private Communications in a Public World*", Pearson. Second Edition.
- 2. Michael Gregg, "*The Network Security Test Lab: A Step-By-Step Guide*", Wiley. First Edition.
- 3. J. Michael Stewart, Denise Kinsey, "*Network Security, Firewalls, and VPNs*", Jones & Bartlett Learning. Third Edition.

Online Resources	(e-books,	notes, ppt	s, video	lectures	etc.):
------------------	-----------	------------	----------	----------	--------

security.html 2. Online ppts: <u>htt</u> content/uploads/site	ttps://www.cisco.com/c/en_in/products/security/what-is-network- ps://training.apnic.net/wp- es/2/2016/12/TSEC01.pdf deo content: https://nptel.ac.in/courses/106105031
E-content:	
network. Procedia	& Anuradha, J. (2015). Network security and types of attacks in <i>Computer Science</i> , 48, 503-506. iencedirect.com/science/article/pii/S1877050915006353
Algorithm Based of Conference on C (CISCE) (pp. 317-3	g, C., Si, Y., & Lang, L. (2020, July). An Encryption and Decryption on Random Dynamic Hash and Bits Scrambling. In 2020 International Communications, Information System and Computer Engineering 320). IEEE. ore.ieee.org/document/9258781
Eavesdropping and Science and Comp	D. Stewart, "Protection of Optical Networks against Interchannel d Jamming Attacks," 2014 International Conference on Computational putational Intelligence, 2014, pp. 34-38, doi: 10.1109/CSCI.2014.14. Dre.ieee.org/document/6822080
Wireless Comm 10.1002/9781119	Ye; Hsiao-Hwa Chen, "Cryptographic Techniques," in Security in nunication Networks , IEEE, 2022, pp.51-76, doi: 244400.ch4. pre.ieee.org/document/9635156
Network security with Employability Skills th	MPLOYABILITY SKILLS": Encryption techniques, Security system, n applications, Cyber Security, System Security for developing nrough Participative Learning techniques. This is attained through t mentioned in course handout.
Catalogue Dr. prepared by	T. Prabhu
Recommended by BO the Board of Studies on	S NO: 15th BOS held on 28/07/2022
Date of Approval Aca by the Academic Council	ademic Council Meeting No. 18th, Dated 03/08/2022

Course Code:	Course Title: I	C Fabrication Technol	ogy					
ECE5016	Type of Course	: Theory only		L-T-P-C	3	0	0	3
Version No.	2.0					l		
Course Pre- requisites	digital and ana	design and implem alog systems, NMOS design verification.						•
Anti-requisites	NIL							
Course Description	basics of IC fal Integrated cir introduces the scientific prine fabrication al complexities a	of this course is to e prication technology. rouit technology and e various manufact ciples in the contex and Microcontrollers. and challenges assoc pocontrollers. The cou prication.	This cours I fabricati uring met t of tech This c ciated witl	e aims to on techr thods an nologies ourse a n VLSI c	foster iques. d the used lso d hip fa	kno Th ir in iscu bric	owle iis unde VLS sses atio	dge of course erlying I chip s the n and
Course Objective	of IC fabricati	The objective of the course is to familiarize the learners with the concepts of IC fabrication technology and attain <u>EMPLOYABILITY SKILLS</u> by using PARTICIPATIVE LEARNING.						
Course	On successful	completion of this cou	urse the st	udents sh	all be	able	e to:	
Outcomes	fabrication. 2. Classify transfer. 3. Summa fabrication.	 Classify various lithography and etching techniques used for pattern transfer. Summarize the diffusion and ion implantation mechanisms in IC fabrication. 						
Course Content:								
Module 1	Crystal Growth	Quiz	Memory R Quizzes	ecall bas	ed	1	0 Se	ession
Topics:								
Introduction, elo growing theory considerations.	-	silicon, czochralski cr owing practise, sh	rystal grow aping op				-	crystal rocess
	Oxidation							
Module 2	and lithography	Assignment	Theoretica	al Unders	tanding	g 1) Se	ession
Topics:								
Growth mechan	nics and kinetic cal resists, elect	s, thin oxides, oxid tron lithography-resis			-			

Models of diffusion in solids, one dimensional diffusion equations, atomic diffusion mechanisms, measurement techniques, Ion implantation-range theory-ion stopping, range distribution, Furnace Annealing, high energy implantation.

Module 4	Packaging, Yields, Processing Facility Setup and Silicon Foundries	Assignment	Theoretical Understanding	10 Session	
----------	---	------------	------------------------------	------------	--

Topics:

Testing, dicing of wafers, packaging, bonding, yield theory and measurements. Measurement techniques: Optical microscope, Scanning Electron Microscope, energy dispersive analysis of X-rays, Augue analysis, Secondary Ion Mass Spectroscopy (SIMS), Laser Ion Mass Spectroscopy (LIMS), Rutherford Backscatter Spectroscopy (RBS), Silicon Foundries

List of Laboratory Tasks: Nil

Targeted Application & Tools that can be used:

Application Area – Facility Manager, Process Engineer , Process development designer , Facility Engineer, Process simulation Engineer.

Professionally Used Software: ATHENA/SILVACO , SYNOPSIS , TCAD , VISUAL TCAD

Project work/Assignment:

1. Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> Library Link.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

Project Assignment:- Implementation of various concepts in from deep learning using TCAD and SILVACO

Text Book

1. S.M. Sze, "VLSI technology", Tata McGraw Hill, Second Edition, 2017. Reference(s):

Reference Books

S. K. Ghandhi, "VLSI Fabrication Principles: Silicon and Gallium Arsenide", John Wiley and Sons Inc., New York, 1983.
 Plummer J. D., Deal M. D. and P. B. Griffin, "Silicon VLSI Technology: Fundamentals, Practice and Modeling", Pearson/PHI, 2001.
 Plummer J. D., Deal M. D. and P. B. Griffin, "Silicon VLSI Technology: Fundamentals, Practice and Modeling", Pearson/PHI, 2001.
 James Plummer, M. Deal and P.Griffin, "Silicon VLSI Technology", Prentice Hall, Electronics and vLSI series, 2000.

Online Resources (e-books, notes, ppts, video lectures etc.): 1. NPTEL - https://onlinecourses.nptel.ac.in/noc21 mm26/preview 2. Udemy - https://www.udemy.com/course/pcb-design-and-fabrication-foreveryone/ 3. Coursera - <u>https://www.coursera.org/lecture/leds-semiconductor-</u> lasers/introduction-to-semiconductor-fundamentals-3zejs E-content: 1. William Cheng-Yu Ma;Yan-Jia Huang;Po-Jen Chen;Jhe-Wei Jhu;Yan-Shiuan Chang, Ting-Hsuan Chang, "Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor", IEEE Journal of the Electron Devices Society 2020, https://ieeexplore.ieee.org/document/9141258 2. NEGIN ZARAEE 1 , BOYOU ZHOU 1 , KYLE VIGIL 2 , MOHAMMAD M. SHAHJAMALI 3 , AJAY JOSHI 1, AND M. SELIM ÜNLÜ, "Gate-Level Validation of Integrated Circuits With Structured-Illumination Read-Out of Embedded Optical Signatures", IEEE,2020, https://ieeexplore.ieee.org/document/9063443 3. IN-GON LEE1, WON-SEOK OH2, YOON JAE KIM2, AND IC-PYO HONG, "Design and Fabrication of Absorptive/ Transmissive Radome Based on Lumped Elements Composed Materials" Hvbrid Composite IEEE 2020 of Access . https://ieeexplore.ieee.org/document/9141287 Topics relevant to "EMPLOYABILITY SKILLS": ": IC Fabrication techniques and procedures, IC Assembling and Packing, Metallization applications, choices, physical vapour deposition, metallization problems, introduction to packaging, package types, packaging design considerations for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout. Catalogue Mrs. Anupama Sindgi prepared by Recommended BOS NO: 15th BOS held on 28/07/2022 by the Board of Studies on Date of Approval Academic Council Meeting No. 18th, Dated 03/08/2022 by the Academic Council

Course Code:	Course Title: Softwar	e Defined Radio						
			L- T-P- C	3	0	0	3	
ECE5017	Type of Course: Theo	bry only		3	0	0	3	
Version No.	2.0							
Course Pre-	Wireless Communicat	ions						
requisites								
Anti-requisites	NIL							
Course Description	The purpose of this software-defined radi inherent part of m processes, which use the software domair describes various co understanding of thei	o (SDR) with arc nodern communi d to be implemer n for flexibility a omponents of sc	hitectures and cation systented in hardw and configura oftware-define	d be ms, are, bilit	enefi wh are y. T	ts. It iere defin his c	is an many ied in ourse	
Course Objective	concepts of software	The objective of the course is to familiarize the learners with the concepts of software defined radio and attain <u>EMPLOYABILITY SKILLS</u> by using <u>PARTICIPATIVE LEARNING.</u>						
	On successful comple	tion of this course	the students	sha	ll be	able	to:	
Course Contonti	models for Softw 2. Analyze the RF 3. Apply the c	he basic require are Defined Radio receiver for perfo omplete knowle ase Stations and H	o. ormance optir dge of diffe	niza	tion			
Course Content:								
Module 1	Introduction and Architecture of SDR	Assignment/ Quiz	Memory Reca based Quizze		15	5 Sess	ions	
Topics:								
requirements, mode Architectures, Sma specifications, Digit	ftware defined radio, els for SDR, Business rt antenna systems, al aspects of Softwar ducting Technologies o Flexible RF Receiver Architectures	Models for SDR, Software defined e defined radio,	New Base-St I radio archit Current tech	atio ectu	n ar ures, ogy	nd Ne Harc	twork lware tions,	
			Project					
Topics:								
Noise on EVM for L	re options, Implemen inear Transceiver, Mu Image Rejection, Dyna	lti-band Flexible I	Receiver Desi					
Module 3	Flexible Transmitters and PAs	Assignment/ Quiz	Memory Reca based Quizze		10	Sess	ions	
-	ences in PA Require tectures, Constant-Er ues.					-		
Targeted Applicatior	1 & Tools that can be u	sed:						

These applications include the integration of wireless medical devices in a common communication platform for seamless interoperability, and cognitive radio (CR) for body area networks (BANs) and wireless sensor networks (WSNs) for medical environmental surveillance.

Professionally Used Software: GNU Radio, MATLAB

Project Work/Assignment:

 Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> <u>Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

 Project Assignments: Implementation of different blocks and various techniques for Software Defined Radio using MATLAB.

Text Book(s):

 P Kenington, "RF and Baseband Techniques for Software Defined Radio", Artec House, 2005

Reference(s):

Reference Book(s):

- 1. Jeffrey Hugh Reed, "*Software Radio: A Modern Approach to Radio Engineering*", Prentice Hall Professional, 2002.
- 2. Tony J Rouphael, "*RF and DSP for SDR*," Elsevier Newnes Press, 2008.
- 3. Paul Burns, "*Software Defined Radio for 3G*," Artech House, 2002.

Online Resources (e-books, notes, ppts, video lectures etc.):

NPTEL Online Video Content: <u>https://nptel.ac.in/courses/108107107</u>

2. Online notes: <u>https://www.electronics-notes.com/articles/radio/sdr-software-defined-radio-receiver/sdr-basics.php</u>

3. Online ppts: <u>https://www.powershow.com/view/3e8ba4-</u>

OGQ0N/Software Defined Radio powerpoint ppt presentation

4. Online e-book: <u>https://www.analog.com/en/education/education-library/software-defined-radio-for-engineers.html</u>

E-content:

 H. Zargariasl, P. Šolić, K. Radoš, T. Perković, Z. Blažević and J. J. P. C. Rodrigues, "Comparing RFID Tags Performance through Software Defined Radio," 2019 IEEE International Conference on RFID Technology and Applications (RFID-TA), 2019, pp. 494-498, doi: 10.1109/RFID-TA.2019.8892147. <u>https://ieeexplore.ieee.org/document/8892147</u>

2. T. -H. Nguyen and M. Yoo, "A behavior-based mobile malware detection model in software-defined networking," 2017 International Conference on Information Science

and Communications Technologies (ICISCT), 2017, pp. 1-3, doi: 10.1109/ICISCT.2017.8188590.

https://ieeexplore.ieee.org/document/8188590

3. N. Hosseini and D. W. Matolak, "Software defined radios as cognitive relays for satellite ground stations incurring terrestrial interference," 2017 Cognitive Communications for Aerospace Applications Workshop (CCAA), 2017, pp. 1-4, doi: 10.1109/CCAAW.2017.8001874.

https://ieeexplore.ieee.org/document/8001874

4. J. Pawlan, "An introduction to Software Defined Radio," 2015 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS), 2015, pp. 1-1, doi: 10.1109/COMCAS.2015.7360430. https://ieeexplore.ieee.org/document/7360430

Topics relevant to "EMPLOYABILITY SKILLS": Software Defined Radio Architectures, Smart Antenna, Cognitive Radio and Flexible Transmitter, Ethical considerations while developing Software Defined Radio products for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared	Dr. T. Prabhu
by	
Recommended by	BOS NO: 15th BOS held on 28/07/2022
the Board of Studies	
on	
Date of Approval by	Academic Council Meeting No. 18th, Dated 03/08/2022
the Academic	
Council	

Course Code:	Course Title: Memory De	esign		2				
ECE5018	Type of Course: Theory	only	L-T-P-C	3	0	0	3	
Version No.	2.0				I	II		
Course Pre-requisites	Basic concepts of simple circuit design involving diode and Transistor, their interconnections and current and voltage levels. Basics of logic gates and implementation of Digital Logic Circuits using gates, flip-flops, registers, multiplexers, decoders etc.							
Anti-requisites	NIL							
Course Description	The course aims at exp This course insight into course thrusts on the ma testing patterns. The co issues of semiconducto performance memory s contemporary issues in r	the detailed str odeling of the m ourse elaborates r memories. Al subsystems, adv	ructure of SF emory fault the reliabilities so the cours	AMs a and ad ty and se disc	nd D vance radia	RAMs ed me ation s the	s. The emory effect high	
Course Objective	The objective of the cou of memory design a PARTICIPATIVE LEARNIN	and attain <u>EM</u>					•	
Course Outcomes	 On successful completion of this course the students shall be able to: CO1 – Summarize the basic concepts of memories and its architecture. CO2 – Distinguish the application specific Volatile and Non Volatile Memories. CO3 – Apply the advanced technologies in the design of real memories. CO4 – Analyze the features of testability in advanced memories. 							
Course Content:								
Module 1	Volatile Memories	Quiz	Compreher	nsion	11	sess	ion	
Cell Structures, MOS Advanced SRAM Arc DRAM, Error Failure	ess Memory Technologie S SRAM Architecture, MC chitectures, Application S is in DRAM, Advanced D DRAM Memory controllers	OS SRAM Cell an Specific SRAMs. RAM Design an	d Peripheral DRAMs, MO	Circuit S DRA	, Bip M Ce	olar 9 II, Bi	SRAM, CMOS	
Module 2	Non-Volatile Memories	Assignment / Quiz	Applicati	on	11	sess	sion	
PROMS, EPROM, Flo	Memories: Masked RON ating gate EPROM cell, C chitecture, Non-volatile nory architecture.	One time progra	mmable EPR	OM, EE	PROM	1, EE	PROM	
Module 3	Advanced Memory Design	Assignment	Analysi	S	11	sess	ion	
Ferroelectric Rando	Memory Technologies a m Access Memories (F Resistive Random Ac	RAMs), Gallium	Arsenide (GaAs)	FRAM	1s, A	Analog	

	<u>т</u>			
Module 4	High-Density Memory Packages	Project	Application	9 session
	brids (2D & 3D), Memor Density Memory Packagi	•	nory Testing and R	eliability Issue
Project Work/Assign	ment:			
	t the end of the course s dents will be submitting a		- ,	on "3D Memoi
	ndividual presentation, whether the working and and the working and the workin		-	• •
Volatile Memory" a	nt: The project work will nd the students have to ne entire work in prescribe	complete the	work using the Ca	
Assignment 1: High	Density Memory Packagir	ng Technologies		
Assignment 2: Diffe	rentiate between the Vola	tile and Non-Vo	olatile Memories	
Text Book(s):	-			
Applications", Wi	rma, "Advanced Semiconc iley Interscience , 1 st Editi VLSI memory chip design	on, 2002		-
Reference(s):	<u></u>	<u>, epgo. 1e</u>		
Reference Book(s):				
Power Computat 2. Ashok K Sha Edition, PHI, 19	volatile Memory Design: N	, 1 st Edition, Sp emories: Techn	ringer, 2012. ology, Testing and	Reliability", 2
Online Resources (e	-books, notes, ppts, video	lectures etc.):		
https://nptel.ac. 2. NPTEL Cours	se on "Digital Computer <u>in/courses/117105078</u> se on "Computer Architec <u>urses.nptel.ac.in/noc22</u>	ture", by Prof. <u>s15/preview /</u>	Smruti Ranjan Sau rganization" by By	rangi, IIT Delh
3. NPTEL Cour Sengupta,	se on "Computer archit Prof. Kamalik urses.nptel.ac.in/noc20 c		ta IIT	Kharagpu
3. NPTEL Cour Sengupta,	Prof. Kamalik		ta III	

 Yinjin Fu, Yutong Lu, Zhiguang Chen, Yang Wu, Nong Xiao, "Design and Simulation of Content-Aware Hybrid DRAM-PCM Memory System", IEEE Transactions on Parallel and Distributed Systems, Volume: 33, Issue: 7, July 1 2022, pp:1666 - 1677, DOI: 10.1109/TPDS.2021.3123539, <u>https://ieeexplore.ieee.org/document/9591354</u>
 Andrea Ceschini, Antonello Rosato, Massimo Panella, "Design of an LSTM Cell on a Quantum Hardware", IEEE Transactions on Circuits and Systems II: Express Briefs, Volume: 69, Issue: 3, March 2022, pp: 1822 - 1826, DOI: 10.1109/TCSII.2021.3126204 <u>https://ieeexplore.ieee.org/document/9606223</u>

Topics relevant to "EMPLOYABILITY SKILLS": SRAM, DRAM and its architecture, Analog Memories, Magneto Resistive Random Access Memories (MRAMs), Experimental Memory Devices, Memory Hybrids (2D & 3D), Memory Stacks for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Dr. Joseph Anthony Prathap,
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th , Dated 03/08/2022

Course Code:	Course Title: LOW POW	/ER VLSI DESIGN		3 0	0	3	
ECE6003	Type of Course: Theor	y only	L- T-P- C				
Version No.	2.0						
Course Pre- requisites	Basic concepts of of multiplexers, decoders design. HDL Languages	etc. Fundamental	s of Analog				
Anti-requisites	NIL	IL					
Course Description	the fundamentals of lo both conceptual and ar design. The course als used to confront the lo abstraction. It also e	The purpose of this course is to enable the students to appreciate the fundamentals of low power architectures and systems. The course is both conceptual and analytical in nature and needs fair knowledge of VLSI lesign. The course also helps to develop a broad insight into the methods used to confront the low power issue from circuit level to system level of abstraction. It also enhances student's abilities to develop a low power lesign architecture and analyze various parameters.					
Course	The objective of the co	urse is to familiarize	the learners	with th	ie con	cepts	
Objective	of low power VLSI desi PROBLEM SOLVING.	gn and attain <u>EMPLC</u>	YABILITY SK	<u>(ILLS</u> by	/ usin	g	
Course Outcomes	On successful completi						
	circuits. 2. Illustrate the d level. 3. Summarize issu	2. Illustrate the different approaches of Low power design at circuit					
Course Content:			<u></u>				
Module 1	Device & Technology Impact on Low Power	Assignment	Designing ar Analysis tasl) Sess	ions	
Topics:							
Introduction: Sources of Power dissipation: Dynamic Power Dissipation, Short Circuit Power, Switching Power Glitching Power. Emerging Low power approaches, Device & Technology Impact on Low Power: Dynamic dissipation in CMOS, Transistor sizing & gate oxide thickness, Impact of technology Scaling, Technology & Device innovation., Static Power Dissipation, Degrees of Freedom, Supply Voltage Scaling Approaches: Device feature size scaling, Multi-Vdd Circuits					ogy er		
Module 2	Power analysis	Assignment	Simulation a analysis task		10 Se	ssions	
Topics:	1	1	1	I			
power estimatio analysis, data c power analysis:	Simulation Power analysis: SPICE circuit simulators, gate level logic simulation, capacitive power estimation, static state power, gate level capacitance estimation, architecture level analysis, data correlation analysis in DSP systems, Monte Carlo simulation, Probabilistic power analysis: Random logic signals, probability & frequency, probabilistic power analysis techniques, signal entropy.						
Module 3	Low Power Design at circuit and logic level	Assignment	Design Analysis		10 Se	ssions	

Low Power Design Circuit Level: Transistor and gate sizing, network restructuring and Reorganization. Special Flip Flops & Latches design, high capacitance nodes, low power digital cells library.

Logic level: Gate reorganization, signal gating, logic encoding, state machine encoding, precomputation logic.

	Leakage Power			
	minimization			
Module 4	Approaches, Adiabatic	Assignment/Project	Data Analysis	10 Sessions
	switching, Memory			
	Design			

Topics: Low power Architecture & Systems: Power & performance management, switching activity reduction, parallel architecture with voltage reduction, flow graph transformation, low power arithmetic components. Variable-threshold-voltage CMOS (VTCMOS) approach, Multi-threshold-voltage CMOS (MTCMOS) approach, Power gating, Low power Clock Distribution, CAD tools for low power synthesis, Special Techniques: Power Reduction in Clock networks, CMOS Floating Node, Low Power Bus Delay balancing, and Low Power Techniques for SRAM.

Targeted Application & Tools that can be used:

Application Area is high-performance digital systems, such as microprocessors, digital signal processors (DSPs).

Professionally Used Software: Xilinx-ISE; VIVADO; Cadence-Virtuoso.

Open source tools: EDA Playground; LT-Spice; Microwind.

Project work/Assignment:

1. Case Studies: At the end of the course students will be given a topic related to Low Power VLSI Design that would have been published, as a case study. Students will be submitting a report in appropriate format.

Book/Article review: At the end of each module a book reference or an article topic will be given to each student. They need to visit the library and write a report on their understanding about the assigned article in appropriate format.

3. Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

4. Assignments:

Project 1. Design a cyclic redundancy Checker using Verilog. Compare the power and area consumption for the code using two different approaches. Design and implement in Xilinx-VIVADO. Also perform debugging using the available tools.

Project 2. Design a low power and highly efficient 8-bit processor using Xilinx Vivado tool and Compare the power consumption with existing codes.

Assignment 1: Design a 4x4 NOR ROM with the following row content: Row[0] = 1011, Row[1] = 0110, Row[2] = 1010 and Row[3] = 1111.

Assignment 2: Sketch a transistor-level schematic of a CMOS complex logic gate that realizes (a) the function and (b) draw stick diagram of the same complex logic gate.

Textbook(s):

1. Kaushik Roy, Sharat Prasad, "Low Power CMOS VLSI circuit design", John Wiley & Sons Inc., 1st edition, 2000.

References:

Reference Book(s):

2. Soudris, Dimitrios, Christrian Pignet, Goutis, Costas, "Designing CMOS circuits for low power," Springer International, 2004. (1st Edition) 3. Ajit Pal, —Low-Power VLSI Circuits and Systemsl, Springer, 2015. (1st Edition) 4. A. P. Chandrakasan, R.W. Broderson, "Low Power Digital VLSI Design", IEEE Press, 1998. (1st Edition) 5. Gary K.Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic Press, 1998. (1st Edition) 6. Jan M. Rabaey, Massoud Pedram, "Low power Design methodologies", Kluwer Academic Press, 1996. (1st Edition) 7. Michael Keating, David Flynn "Low Power Methodology Manual for System-On-Chip Design" Springer Publication 2007. (1st Edition) Online Resources (e-books, notes, ppts, video lectures etc.): 1. Lecture videos for Low Power VLSI Circuits & Systems by Prof. Ajit Pal Department of Computer Science and Engineering, IIT Kharagpur – NPTEL https://nptel.ac.in/courses/106/105/106105034/ 2. PPT on Low Power VLSI Design, Link : https://nijwmwary.com/low-power-vlsicircuits-systems/ E-content: 1. Shanbhaq, Naresh R. "Algorithms transformation techniques for low-power wireless VLSI systems design." International Journal of Wireless Information Networks 5, no. 2 (1998): 147-171. https://link.springer.com/article/10.1023/A:1018869519651 2. Gopalaiah, S. V., A. P. Shivaprasad, and Sukanta K. Panigrahi. "Design of low voltage low power CMOS OP-AMPS with rail-to-rail input/output swing." In 17th International Conference on VLSI Design. Proceedings., pp. 57-61. IEEE, 2004. https://ieeexplore.ieee.org/document/1260903 3. R. Raut and O. Ghasemi, "A power efficient wide band trans-impedance amplifier in sub-micron CMOS integrated circuit technology," 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, 2008, pp. 113-116, doi: 10.1109/NEWCAS.2008.4606334. https://ieeexplore.ieee.org/document/4606334 4. Badawy, Wael, and Magdy Bayoumi. "Low power VLSI architecture for 2D-mesh video object motion tracking." In Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era, pp. 67-72. IEEE, 2000. https://ieeexplore.ieee.org/abstract/document/844532 Topics relevant to "EMPLOYABILITY SKILLS": SPICE circuit simulators, gate level logic simulation, capacitive power estimation, static state power, gate level capacitance estimation, architecture level analysis, data correlation analysis in DSP systems, Monte Carlo simulation for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout. Catalogue prepared Dr. Ashutosh Anand by BOS NO: 15th BOS held on 28/07/2022 Recommended by the Board of Studies on Date of Approval by Academic Council Meeting No. 18th, Dated 03/08/2022 the Academic Council

Course Code:	Course Title: Processor Design		L-T-P-C	3	0	0	3
ECE6004	Type of Course: Theory only		L-I-P-C	2	0	0	2
Version No.	2.0	2.0					
Course	Basic concepts of Digital design	-					•
Pre-requisites	using the FPGA devices.	esign. Basics of Digital System Design and its real time implementation ing the FPGA devices.					
Anti-requisites	NIL						
Course Description	Course revisits the synchroniz prerequisites. Then the course prerequisite courses. After the processor is introduced. This is cycle processor. Then the des Advanced topics like resolving of handled. Then students are sen BUS design is introduced. For	This course is about designing modern pipelined RISC processor. This Course revisits the synchronization and pipelining concepts taught in prerequisites. Then the course extends the timing analysis done in prerequisite courses. After that the design of a simple multi-cycle processor is introduced. This is followed by the detailed design of a single cycle processor. Then the design of pipeline of RISC CPU is handled. Advanced topics like resolving dependencies by compiler and hardware is andled. Then students are sensitized to multiple instruction issue. Finally BUS design is introduced. For this, basic introduction to BUS is given collowed by AMBA bus is discussed, with the design of Bus interface and Bus bridges.					
Course Objective	The objective of the course is to familiarize the learners with the concepts of processor design and attain <u>EMPLOYABILITY SKILLS</u> by using PARTICIPATIVE LEARNING.						
Course Outcomes	 On successful completion of this course the students shall be able to: CO1 - Demonstrate the processor and its specifications such as Multicycle, Single-cycle and pipelined CPU. CO2 - Develop the bus interface and peripheral devices compatible to bus for the development of the processor. CO3 - Analyze the timing issues in the Processor design. CO4 - Analyze the issues in data dependencies by stalling, data forwarding and bypassing 						
Course Content:							
Module 1	Synchronization and Pipelining Concepts	Quiz	Memor Recal based Quizze	 		ses	9 ssion
Topics: Introduct Controller, Timing	ion: Basic Processor Architectur J, Pipelining.	e, Instructior	n Set De	sigr	n, E	Data	path and
Module 2	CISC Processor Design	Assignment / Quiz	Application level activities			11 s	ession
•	ocessor Design: Architecture, on, control store, microcode des		wchart,	imp	oler	nent	ing from

Module 3 F	RISC Processor Design	Assignment	Application level activities	13 session
------------	-----------------------	------------	------------------------------------	------------

Topics: Single cycle implementation, multi cycle implementation, pipelined implementation, exception and hazards handling, Superscalar organization, superscalar pipeline overview, VLSI implementation of dynamic pipelines, register renaming, reservation station, reordering buffers, branch predictor, and dynamic instruction scheduler.

		D · · ·	Analysis	9
Module 4	Bus in Processor	Project	and Application	session

Topics: Bus Topologies, AMBA Bus, Bus Interface and Bridge Design, Bus Function Models, Network-on-Chip

Project Work/Assignment:

1. Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. https://puniversity.informaticsglobal.com/login will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

Project Assignment: The project work will be given on "Design of Advanced Versatile Processor using FPGA" and the students have to complete the work using the Cadence tools and documentation of the entire work in prescribed format to be submitted

Assignment 1: A design method of pipelined RISC processor and its implementation. An algorithm written in C is compiled and assembly code is produced, this code is tested on the implemented design on an FPGA Board

Assignment 2: Trends in RISC and CISC processor applications

Text Book(s):

1. David A. Patterson, John L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface, The Morgan Kaufmann Series in Computer Architecture and Design, 4th Edition, 2011,

John P. Shen, "Modern Processor Design: Fundamentals of Superscalar Processors", 2nd Edition, McGraw-Hill Series in Electrical and Computer Engineering, 2013

Reference(s):

Reference Book(s):

1. Ron Sass, Andrew G Schmidt, "Embedded Systems Design with Platform FPGAs Principles and Practices", 2011, First Edition, Tata McGraw Hill, India.

2. Wayne Wolf, "FPGA Based System Design", 2011, First Edition, Prentices Hall Modern Semiconductor Design Series, USA.

3. Charles H Roth. Jr "Digital Systems design using VHDL", 2012, 2nd Edition, PWS publishing company (Thomson Books), USA.

Online Resources (e-books, notes, ppts, video lectures etc.):

1. NPTEL Course on Embedded System Design with ARM, Prof. Indranil Sengupta, Prof. Kamalika Datta, IIT Kharagpur, <u>https://nptel.ac.in/courses/106105193</u>

2. NPTEL Course on Computer Architecture(Course sponsored by Aricent), Prof.Madhu Mutyam, IIT Madras, <u>https://nptel.ac.in/courses/106106134</u>

3. NPTEL Course on Advanced Computer Architecture, Prof. John Jose, IIT Guwahati, https://nptel.ac.in/courses/106103206

E-content:						
Network Proce Applications", II No. 5210. <u>https://ie</u> 2. Pietro Nanr Sergio Sapona Cryptoprocessor Transactions on 2022, pp: 177-1 3. Chen-Chien Processor for 64 And Systems— <u>https://ieeexplo</u> Mohammad Rahma Jason M. Fung, Sul to Detecting Trans Transactions on Co	ncia , Saeed Fouladi Fard, and Amir Alimohammad, "An Artificial Neural ssor With a Custom Instruction Set Architecture for Embedded EEE Transactions On Circuits and Systems—I: Regular Papers, Vol. 67, 12, December 2020, pp:5200- eeexplore.ieee.org/document/9126204 nipieri , Stefano Di Matteo, Luca Baldanzi, Luca Crocetti , Luca Zulberti, ra, and Luca Fanucci, "VLSI Design of Advanced-Features AES r in the Framework of the European Processor Initiative", IEEE Very Large Scale Integration (VLSI) Systems, Vol. 30, No. 2, February 186. https://ieeexplore.ieee.org/document/9631958 n Kao, Chiao-En Chen, and Chia-Hsiang Yang, "Hybrid Precoding Baseband 4 × 64 Millimeter Wave MIMO Systems", IEEE Transactions On Circuits -I: Regular Papers, Vol. 69, No. 4, April 2022, pp: 1765-1773. re.ieee.org/document/9667330 ani Fadiheh, Alex Wezel, Johannes Muller, Jorg Bormann, Sayak Ray, bhasish Mitra, Dominik Stoffel, Wolfgang Kunz, "An Exhaustive Approach ient Execution Side Channels in RTL Designs of Processors", IEEE omputers, 2022 https://ieeexplore.ieee.org/document/9716812					
hardware flowchar design, Bus Interf developing Employ	Topics relevant to "EMPLOYABILITY SKILLS": CISC Processor Design: Architecture, hardware flowchart, implementing from flowchart, exception, control store, microcode design, Bus Interface and Bridge Design, Bus Function Models, Network-on-Chip for developing Employability Skills through Participative Learning techniques. This is attained through assessment component mentioned in course handout.					
Catalogue I prepared by	Dr. Joseph Anthony Prathap,					
Recommended by the Board of Studies on						
Date of Approval by the Academic Council	Academic Council Meeting No. 18th, Dated 03/08/2022					

Course Code:	Course Title: Er	nbedded Intelligenco	е		3	0	0	3
ECE6005	Type of Course:	Theory only		L-T- P- C				
Version No.	2.0					1	1	
Course Pre- requisites	Knowledge of C	nowledge of C or Python Language, Knowledge of stm32.						
Anti-requisites	NIL							
Course Description	/Embedded ML make an AI a massive gap be with it. So we t course. We hav based on the vi analysis on the the fault. We students an en	Nowadays, you may have heard of many keywords like Embedded AI /Embedded ML /Edge AI, the meaning behind them is the same, I.e. To make an AI algorithm or model run on embedded devices. Due to a massive gap between both technologies, techies don't know where to start with it. So we thought to share our engineer's experience with you via this course. We have created an application to recognize the fault of a motor based on the vibration pattern. An Edge AI node developed to perform the analysis on the data captured from the accelerometer sensor to recognize the fault. We have created detailed videos with animation to give our students an engaging experience while learning this stunning technology. We assure you will love this course after getting this hands-on experience.						
Course Objective	of embedded	The objective of the course is to familiarize the learners with the concepts of embedded intelligence and attain <u>EMPLOYABILITY SKILLS</u> by using <u>PROBLEM SOLVING.</u>						
Course Outcomes	On successful completion of the course the students shall be able to: 1. get conceptual and practical clarity on Embedded AI 2. build similar kind of applications in Embedded AI 3. get Python scripts and C code(stm32) for Data capturing, Data Labeling and Inference.							
Course Content:								
Module 1	Image Classification	Assignment	Memory Quizzes	Recall b	ased		13 .	Sessions
Topics:								
The concept of computer vision and how it can be used to solve problems. How digital images are created and stored on a computer. Neural networks and demonstration and classify simple images. train an image classifier and deploy it to an embedded system.					ation and			
Module 2	Convolutional Neural Networks	Assignment/mini project	Memory Quizzes	Recall b	ased	-	13	Sessions
Topics:								
classification mo some visualizat	odel. Internal w ion techniques (networks (CNNs) ar orkings of CNNs (e used CNNs. concep ploy it to an embedd	.g. convo t of data	lution ai augmei	nd poo	oling	g) a	long with
Module 3	Object Detection	Assignment/mini project	Program simulatio			:	14	Sessions

The basics of object detection and image classification. The math involved to measure objection detection performance. Introduction of several popular object detection models and demonstrate the process required to train such a model in Edge Impulse. Deploy an object detection model to an embedded system.

List of Laboratory Tasks: Nil

Targeted Application & Tools that can be used:

Targeted Applications: This course is contributed for placement in data science companies, research & development work and also useful to know the existing & developing Artificial Intelligence.

Professionally Used Software: MatLab, Phython

Project work/Assignment:

 Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> <u>Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

4. Project Assignment: - Implementation of various concepts in from Embedded AI using Python/ MATLAB/ SCILAB

Text Books:

 Intelligence for Embedded Systems, A Methodological Approach. Cesare Alippi, Springer, 2014. ISBN: 978-3-319-05278-6

 Intelligence for Embedded Systems: A Methodological Approach,2014th Edition. Springer ISBN-13: 978-3319052779. ISBN-10: 3319052772

E-content:

 Sara Anastasi, Marianna Madonna, Luigi Monica, Implications of embedded artificial intelligence - machine learning on safety of machinery, Procedia Computer Science, Volume 180, 2021, Pages 338-343, ISSN 1877-0509, https://doi.org/10.1016/j.procs.2021.01.171.

Anzhi Zhu, Application of artificial intelligence technology and embedded digital image in interior design,

Microprocessors and Microsystems, Volume 81, 2021, 103782, ISSN 0141-9331.

https://doi.org/10.1016/j.micpro.2020.103782.

3. Xiaonan Ding, Pengfei Shi, Xingming Li, Regional smart logistics economic development

based on artificial intelligence and embedded system, Microprocessors and Microsystems, Volume 81, 2021, 103725,

ISSN 0141-9331, <u>https://doi.org/10.1016/j.micpro.2020.103725</u>.

4. Nassim Abderrahmane, Edgar Lemaire, Benoît Miramond, Design Space Exploration of Hardware Spiking Neurons for Embedded Artificial Intelligence, Neural Networks, Volume 121, 2020, Pages 366-386,

ISSN 0893-6080, https://doi.org/10.1016/j.neunet.2019.09.024.

Topics relevant to "EMPLOYABILITY SKILLS": Computational intelligence algorithms, Data classification, Regression, Applications of Machine Learning in data analysis for developing Employability Skills through Problem Solving techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Mr. G Tirumala Vasu
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th, Dated 03/08/2022

Course Code:	Course Title: VLSI S	ignal Processing					
ECE6006	Type of Course: The	ory only	L-T-P-C	3	0	0	3
Version No.	2.0						
Course Pre- requisites	registers, multiplex etc. HDL Language	asic concepts of CMOS Analog and Digital design like gates, flip-flops, gisters, multiplexers, decoders, OPAMP, Differential amplifier, LNA c. HDL Languages like Verilog / VHDL. Fundamental understanding of e DSP, filters like IIR and FIR filters. Handson knowledge of MATLAB.					
Anti-requisites	NIL	L					
Course Description	the fundamentals VL between the VLSI de course is both cou knowledge of VLSI of DSP algorithm. The methods used to co different VLSI desig also enhances stude	he purpose of this course is to enable the students to appreciate be fundamentals VLSI Signal Processing. This course could be the bridge etween the VLSI design and its interaction with the different signals. The burse is both conceptual and analytical in nature and needs fair nowledge of VLSI design architecture along with the sound knowledge of SP algorithm. The course also helps to develop a broad insight into the bethods used to confront the issues related to the signal processing in fferent VLSI design from circuit level to system level of abstraction. It so enhances student's abilities to develop a different VLSI architecture SP algorithm and analyze various parameters.					
Course	The objective of the						-
Objective	of VLSI signal proces PROBLEM SOLVING.	ssing and attain <u>EMF</u>	PLOYABILITY	SKIL	<u>LS</u> b	y using	I
Course Outcomes	 On successful completion of this course the students shall be able to: 1. Familiarize with VLSI algorithms and architectures for DSP. 2. Explain the optimize design in terms of area, speed and power. 3. Incorporate pipeline-based architectures in the design. 4. Illustrate the HDL simulation of various DSP algorithms. 5. Implement the basic architectures for DSP using CAD tools 						
Course Content:							
Module 1	Introduction to DSP	Quiz	Memory Reca based Quizze			10 ses	sions
Topics:							
Processing. Pipel	arallel Processing: In lining and Parallel operties, Solving Syst	Processing for Low	Power. Ret	timir	ng:	-	
Module 2	Unfolding and Folding	Assignment / Quiz	Memory Reca based Quizze /Programmir and Simulatio	es ng	sk	10 sess	sions
Topics:							
Unfolding and Transformation,	luction an Algorithms Retiming Application Register Minimizat Iding in Multirate Sys	n of Unfolding. F ion Techniques, R	olding: Intr		tion	to F	-
Module 3	Systolic Architecture Design	Quiz	Memory Reca based Quizze			10 ses	sions

Systolic Architecture Design: Introduction, Systolic Array Design Methodology, FIR Systolic Arrays, Selection of Scheduling Vector, Matrix Multiplication and 2D Systolic Array Design, Systolic Design for Space Representations Containing Delays

Module 4	Fast Convolution	Assignment	Memory Recall based Quizzes /Programming and Simulation task	10 sessions

Topics

Fast Convolution: Introduction, Cook, Toom Algorithm, Winogard Algorithm, Iterated Convolution, Cyclic Convolution, Design of Fast Convolution Algorithm by Inspection

Targeted Application & Tools that can be used:

Application: VLSI signal Processing is one of the hottest research topics in field mixed signal IC design. The students will be able to find career opportunities in various domains such as:

Digital Signal Processors (DSPs).

AMS (Analog Mixed Signal) designer.

AMS verification engineer.

Layout design engineer.

Physical design engineer.

DFT engineer.

Application engineer technical support.

Professionally Used Software: MATLAB, Simulink, Xilinx and Cadence.

Project Work/Assignment:

 Case Studies: At the end of the course students will be given a topic related to VLSI Signal Processing that would have been published, as a case study. Students will be submitting a report in appropriate format.

Book/Article review: At the end of each module a book reference or an article topic will be given to each student. They need to visit the library and write a report on their understanding about the assigned article in appropriate format.

3. Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

Text Book(s):

1. Keshab K. Parhi. VLSI Digital Signal Processing Systems, Wiley-Inter Sciences, $1^{\rm st}$ Edition

1999 Reference(s):

Reference(3).

Reference Book(s):

1. Mohammed Ismail, Terri, Fiez, *Analog VLSI Signal and Information Processing*, McGraw Hill, 1994 (1st Edition).

2. Kung. S.Y., H.J. While house T.Kailath, *VLSI and Modern singal processing*, Prentice Hall, 1985 (1st Edition).

 Jose E. France, YannisTsividls, Design of Analog Digital VLSI Circuits for Telecommunications and Signal Processing' Prentice Hall, 1994 (1st Edition). Medisetti V. K, "VLSI Digital Signal Processing", 1995, IEEE Press (NY), USA (1st Edition). Online Resources (e-books, notes, ppts, video lectures etc.): 						
 NPTEL Video lectures on "VLSI Signal Processing" by Prof. Mrityunjoy Chakraborty, IIT KGP <u>https://onlinecourses.nptel.ac.in/noc20_ee44/preview</u> 						
 2. NPTEl Video lectures on "VLSI for Signal Processing" IIT Madras by Prof. Nitin Chandrachoodan <u>https://www.youtube.com/playlist?list=PL3p- ZpXPqK6vvxeTp1k4kDMJj74WIetyC</u> 3. PPT on VLSI signal processing. Link - <u>https://slideplayer.com/slide/8341456/</u> 4. PPT on VLSI Signal processing architecture, Link- <u>https://slideplayer.com/slide/5270060/</u> 						
E-content:						
 Vittoz, Eric A. "Analog VLSI signal processing: Why, where, and how?." Analog Integrated Circuits and Signal Processing 6, no. 1 (1994): 27-44. https://link.springer.com/article/10.1007/BF01250733 Darji, Anand D., Rajul Bansal, S. N. Merchant, and Arun N. Chandorkar. "High speed VLSI architecture for 2-D lifting Discrete Wavelet Transform." In Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp. 1-6. IEEE, 2011. https://ieeexplore.ieee.org/abstract/document/6136866 Caffarena, Gabriel, Olivier Sentieys, Daniel Menard, Juan A. López, and David Novo. "Quantization of VLSI digital signal processing systems." EURASIP Journal on Advances in Signal Processing 2012, no. 1 (2012): 1-2. https://link.springer.com/article/10.1186/1687-6180-2012-32 Bamford, Simeon A., Roni Hogri, Andrea Giovannucci, Aryeh H. Taub, Ivan Herreros, Paul FMJ Verschure, Matti Mintz, and Paolo Del Giudice. "A VLSI field-programmable mixed-signal array to perform neural signal processing and neural modeling in a prosthetic system." IEEE transactions on neural systems and rehabilitation engineering 20, no. 4 (2012): 455-467. https://ieeexplore.ieee.org/abstract/document/6177267 Topics relevant to "EMPLOYABILITY SKILLS VLSI Design, Mixed Signal VLSI Design, FIR and IIR filter application design, folding and unfolding for developing Employability Skills through Problem Solving techniques. This is attained through assessment component mentioned in course handout. 						
Catalogue Dr. Ashutosh Anand						
prepared by						
Recommended BOS NO: 15th BOS held on 28/07/2022 by the Board of Studies on						
Date of Approval Academic Council Meeting No. 18th, Dated 03/08/2022 by the Academic Council						

a. OPEN ELECTIVES

Course Code:	Course Title: Wea	arable Computing]					
ECE5001	Type of Course:	Theory Only	L- T-P- C	3	0	0	3	
Version No.	2.0							
Course Pre-requisites	NIL							
Anti-requisites	NIL							
Course Description	This course provides insights into the fundamental concepts of wearable sensing, intelligent processing and actuating techniques related to wearable computing. The course emphasizes on the issues and constraints on energy harvesting requirements, communication echnologies, development of body sensor nodes culminating into wireless health platforms and their deployment strategies. The course engages students in several thought provoking real-life case studies in the domains of affective state recognition, sports, wearable electronics, emergency and rescue operations as well as their interface with cloud computing, which in turn helps in designing and mplementing wearable computing device or application.							
Course Objective	The objective of the course is to familiarize the learners with the concepts of wearable computing and attain <u>ENTREPRENEURSHIP</u> SKILLS by using <u>PARTICIPATIVE LEARNING.</u>							
Course Outcomes	to: Identify the attri Wearable Compu ii. Select wearab low power design iii. Employ techr data mining for w	On successful completion of this course the students shall be able to: Identify the attributes, components, requirements and challenges of Wearable Computing. ii. Select wearable sensors and signal processing techniques to meet low power design requirements. iii. Employ techniques for modeling context, emotion, activity and data mining for wearable devices. iv. Illustrate various future applications and associated issues.						
Course Content:								
Module 1	Fundamentals Wearable Computing	of Quiz	Memory Recall based Quizzes		10	Ses	sions	
Topics: Wearable Computing - Introduction, Attributes, Components; Communication Technologies; Challenges and Opportunities of Wearables; Social Aspects of Wearability – Innovation and Aesthetics, On-body Interaction; Wearable Haptics –Haptic devices and Tactile displays, Case Studies. Module 2 Module 2 Module 2 Interaction Module 2								

Systems

Topics:

Wearable Biomechanical and Chemical Sensors - Inertial Sensors like Accelerometers and Gyroscopes; Biophysiological Signals and

Sensors – ECE, EMG, GSR, PPG etc.; Issues in On-node Signal Processing; Low power design requirements, Energy Harvesting and Scavenging for wearables. Commercial and Non-commercial Sensor Node Platforms; Case Studies.

Module 3	Wearable Algorithms and Research towards Miniaturization	-	Memory Interfacing Task and Analysis	10 Sessions

Topics:

Modeling - Context, Emotion, Physical activity; Data Mining for wearable health applications, Developing Miniaturized Wearable Applications - E-Textiles; WBAN; Wearable Internet of Things (WIoT); Case Studies.

Module 4Future Wearable TechnologiesSystem Design Task and Analysis07	Sessions

Topics:

Digital Health; Disruptive & Soft Wearable Sensing; E-Skin Technologies; Wearable Computing in Education; Wearable for Industry 4.0; Data for life & Regulations; Case Studies.

Targeted Application & Tools that can be used:

Application Area:

This course will enable students to learn and understand social and industrial aspects of developing wearable devices. Sensing and processing using small and resource constrained devices, modeling techniques and their deployment issues on such portable devices will be discussed. Various mobile and wearable apps will give a quick start in this emerging field of application. This course will enable students to become a System Designer, Digital Health Expert and Real-world developer to name a few.

Professionally Used Software: Arduino and/or Raspberry Pi kits for initial prototyping / Android Studio / WearOS etc.

Project work/Assignment:

 Case Studies: At the end of the course students will be given a 'real-world' application based system design case studies in the domains like sports, wearable electronics, emergency and rescue operations. Students will be submitting a report which will include Circuit Diagrams, Design, Working Mechanism and Results etc. in appropriate format.

 Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <<u>https://presiuniv.knimbus.com/user#/home</u>>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same. Project Assignment: Download an open source data sensed from mobile and wearable devices and apply various AI / machine learning algorithms in order to classify various tasks and or activities.

Assignment: 1] Identify various wearable sensors for sports activity monitoring, processing elements, actuators and list out the issues and constraints in the form of a report.

Assignment 2: Identify the components of wearable health monitoring device which uses the concepts of WIoT and list out various device connections. Indicate the working mechanisms by drawing a flow-chart.

Textbook(s):

Edward Sazonov, Michael R. Neuman, "Wearable Sensors: Fundamentals, Implementation and Applications", Academic Press/Elsevier.

References

Reference Book(s)

1. Giancarlo Fortino, Raffaele Gravina, and Stefano Galzarano, "Wearable Computing: From Modeling to Implementation of Wearable Systems Based on Body Sensor Networks", IEEE Press, 2018.

2. Annalisa Bonfiglio and Danilo De Rossi, "Wearable Monitoring Systems", Springer.

3. Claire Rowland, Elizabeth Goodman, Martin Chalier, Ann Light, Alfred Lui, "Designing Connected Products: UX for the Consumer Internet of Things", O'Reilly Media, Inc.

Online Resources (e-books, notes, ppts, video lectures etc.):

1. Alexander Nelson Course on Wearable & Ubiquitous Computing (Fall 2020). ">https://ahnelson.uark.edu/courses/csce-4-5013-wearable-ubiquitous-computing-fall-2020/>

2. The Father of Wearable Computing | Steve Mann | TEDxUTSC

<https://www.youtube.com/watch?v=Z9qiWqRPrcw>

3. Wearable Computing: the Next Generation of 'Borg.

https://www.youtube.com/watch?v=_V2i_7oX8mw

4. Music & Wearable Computing for Health and Learning by WANG Ye

<https://www.youtube.com/watch?v=4QYpK-8rmmY>.

5. International Symposium on Wearable Computer <https://iswc.net/iswc22/>. E-content:

1. Starner, Thad. "Human-powered wearable computing." *IBM systems Journal*, vol. 35, no. 3.4, (1996), pp. 618-629.

http://wearcam.org/ieeecomputer/r2025printout_from_html.pdf

 Mann, S., "Wearable computing: Toward humanistic intelligence." IEEE Intelligent Systems, vol. 16, no. 3, (2001), pp.10-15. http://n1nlf-1.eecg.toronto.edu/ieeeis_intro.pdf

3. Starner, Thad. "The challenges of wearable computing: Part 1." *IEEE Micro*, vol. 21, no. 4 (2001), pp. 44-52.

https://ieeexplore.ieee.org/abstract/document/946681

4. Starner, Thad. "The challenges of wearable computing: Part 2." *IEEE Micro*, vol. 21, no. 4, (2001), pp. 54-67.

https://ieeexplore.ieee.org/abstract/document/946683

 Amft, Oliver, and Paul Lukowicz. "From backpacks to smartphones: Past, present, and future of wearable computers." *IEEE Pervasive Computing* 8, no. 3 (2009): 8-13. https://ieeexplore.ieee.org/abstract/document/5165554

6. Seneviratne, Suranga, Yining Hu, Tham Nguyen, Guohao Lan, Sara Khalifa, Kanchana Thilakarathna, Mahbub Hassan, and Aruna Seneviratne. "A survey of wearable devices and challenges." *IEEE Communications Surveys & Tutorials*, 19, no. 4 (2017): 2573-2620.

https://ieeexplore.ieee.org/abstract/document/7993011

7. Yang, J., Zhou, J., Tao, G., Alrashoud, M., Al Mutib, K. N., & Al-Hammadi, M. (2019). Wearable 3.0: from smart clothing to wearable affective robot. IEEE Network, 33(6), 8-14.

https://ieeexplore.ieee.org/abstract/document/8933553

 Godfrey, A., Hetherington, V., Shum, H., Bonato, P., Lovell, N. H., & Stuart, S. (2018). From A to Z: Wearable technology explained. Maturitas, 113, 40-47. <u>https://www.sciencedirect.com/science/article/pii/S0378512218302330</u>

9. Ometov, A., Shubina, V., Klus, L., Skibińska, J., Saafi, S., Pascacio, P., ... & Lohan, E. S. (2021). A survey on wearable technology: History, state-of-the-art and current challenges. Computer Networks, 193, 108074.

https://www.sciencedirect.com/science/article/pii/S1389128621001651

Topics relevant to "ENTREPRENEURSHIP SKILLS": Challenges and Opportunities of Wearables; Social Aspects of Wearability – Innovation and Aesthetics, On-body Interaction; Wearable Haptics –Haptic devices and Tactile displays, Wearable Biomechanical and Chemical Sensors, for developing ENTREPRENEURSHIP SKILLS through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Dr. Rajiv Ranjan Singh
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th , Dated 03/08/2022

Course Code:	Course Title: ME	MS and Nanotechnolog	IY					
ECE5002	Type of Course:	Theory only	L- T-P- C	3	0	0	3	
						U	5	
Version No.	2.0					<u> </u>		
Course Pre- requisites	Basic of Analog E	Electronics, Sensors, A	ctuators, Process Co	ontro	bl			
Anti-requisites	NIL							
Course Description	and technologie microfabrication etching, wafer l course also inclu energy domains	s with Micro electro m es. The course also techniques, including bonding, photolithogra udes Transduction med . The course emphasi resistive and thermal	o discusses Micro- planar thin- film pr aphy, deposition ar chanisms and mode zes on analysis of	ma oce nd Iling mic	chii ssir etcl g in ro	ning, ng, ning dif mae	and silicon J. The ferent chined	
Course Objective Course	of MEMS and r using <u>PARTICIPA</u>	ne objective of the course is to familiarize the learners with the concepts MEMS and nanotechnologies attain <u>ENTREPRENEURSHIP SKILLS</u> by sing <u>PARTICIPATIVE LEARNING.</u> n successful completion of this course the students shall be able to:						
Outcomes	i.Discuss Method ii.Develop Charad ii.Demonstrate th	Discuss Methods for Processing MEMS materials Develop Characteristic techniques of micro system fabrication process Demonstrate the concepts of Nano technology Illustrate nano materials and various nano measurements techniques						
Course Content:	V.Implement nar							
Module 1	Introduction and Fundamentals MEMS Device Physics	Assignment/ Quiz	Memory Recall based Quizzes	1	0 5	Sess	ions	
Topics:								
		licrofabrication of ME ining of polymeric MEN		mac	hin	ing	, Bulk	
Actuation, Mecha of freedom syst	anical Vibrations, em, Microsensing	n, Piezoelectric Actua The single degree of F g for MEMS: Piezores nsing, Surface Acousti	reedom System, Th istive sensing, Cap	e m	any	y De	egrees	
Module 2	MEMS Materials and fabrication process Modelling	Assignment/ Quiz	Memory Recall based Quizzes		10	Ses	sions	
Topics:		1	1	1				
-	Solid modeling:	s for MEMS and their Numerical Simulatior						
Module 3	MEMS Switches and RF	Assignment/ Quiz	Memory Recall based Quizzes	12	Se	ssio	ns	

Applications			
--------------	--	--	--

Switch parameters, basics of switching, Switches for RF and microwave applications, actuation mechanisms for MEMS devices, dynamics of switch operation, MEMS switch design considerations, Microwave Considerations, Material Consideration, Mechanical Considerations modeling and evaluation.

MEMS based RF and Microwave circuits: RF Filters, Micro machined Phase shifters, and Micro machined antenna.

Module 4	MEMS	Inductors	Assignment/	Quiz	Memory	Recall	8 Sessions	
	and Cap	pacitors			based Quizz	es		

Topics:

MEMS Inductors: self and mutual inductance, micro machined inductors, modelling and design issues of planar inductors, variable inductor and polymer based inductor. MEMS Capacitors: MEMS gap tuning capacitor, MEMS area tuning capacitor, Dielectric Tunable capacitors.

Targeted Application & Tools that can be used:

Applications in various fields such as biomedical, optical, wireless networks, aerospace, and consumer products

Tools: COMSOL Multiphysics, Ansys, CST, ADS

Project Work/Assignment:

1. Study of various sensors.

2. Book/Article review:

At the end of each module a book reference or an article topic will be given to each student. They need to visit the library and write a report on their understanding about the assigned article in appropriate format.

3. Presentation:

There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

Text Book(s):

T1: Tai-Ran Hsu, "MEMS and Microsystems: Design and Manufacture," McGraw-Hill, 1st edition, ISBN: 0072393912.

T2: RF MEMS: Theory, Design, and Technology, Gabriel M. Rebeiz, John Wiley & Sons, 1^{st} edition, 2003.

Reference(s):

Reference Book(s):

- R1 RF MEMS & Their Applications by Vijay K. Varadan, K. J. Vinoy and K. A. Jose John Wiley & Sons, 1st edition, 2003
- R2 Introduction to Microelectromechanical Microwave Systems (2nd Edition) by Hector J.De Los Santos, Artech house, 2004.
- R3 Mems Mechanical Sensors Microelectromechanical system series Srephen Beeby/Artech House, 1st edition 2004.

Online Resources (e-books, notes, ppts, video lectures etc.):

1. NPTEL Video lectures on "MEMS and Microsystems" by Prof. Santiram Kal, IIT Kharagpur

https://nptel.ac.in/courses/117/105/117105082/

2. Video lectures on "Micro and Smart systems" by Prof. Sudip Misra", IISc Bangalore. https://nptel.ac.in/courses/112/108/112108092/

E-Content

 Anand, Ashutosh, and Sudip Kundu. "Design of mems based piezoelectric energy harvester for pacemaker." In *2019 Devices for Integrated Circuit (DevIC)*, pp. 465-469. IEEE, 2019. <u>https://ieeexplore.ieee.org/abstract/document/8783311</u>
 Anand, Ashutosh, Sourav Naval, Prasun Kumar Sinha, Nikhil Kumar Das, and Sudip Kundu. "Effects of coupling in piezoelectric multi-beam structure." *Microsystem Technologies* 26, no. 4 (2020): 1235-1252.

https://link.springer.com/article/10.1007/s00542-019-04653-3 3. Hameed, Zohaib, and Kambiz Moez. "Design of impedance matching circuits for RF energy harvesting systems." *Microelectronics Journal* 62 (2017): 49-56. https://www.sciencedirect.com/science/article/pii/S0026269217301088

4. Abbaspour-Tamijani, Abbas, Laurent Dussopt, and Gabriel M. Rebeiz. "Miniature and tunable filters using MEMS capacitors." *IEEE Transactions on Microwave Theory and Techniques* 51, no. 7 (2003): 1878-1885.

https://ieeexplore.ieee.org/abstract/document/1209276

Topics relevant to "ENTREPRENEURSHIP SKILLS": MEMS Inductors: self and mutual inductance, micromachined inductors, modelling and design issues of planar inductors, variable inductor and polymer based inductor. MEMS Capacitors: MEMS gap tuning capacitor, MEMS area tuning capacitor, Dielectric Tunable capacitors.for developing ENTREPRENEURSHIP SKILLS through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Dr. Ashutosh Anand
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th , Dated 03/08/2022

Course	Course Title: Advanced Computer Netw	orks					
Code:	Type of Course: Theory Only		L- T-P- C	3	0	0	3
ECE5003							
Version No.	2.0		<u> </u>	<u> </u>	<u> </u>	<u> </u>	
Course Pre- requisites	NIL						
Anti- requisites							
Course Description	The focus of this course will be to d models, Examples of Networks: Novel Topologies WAN, LAN, MAN. Physical La pair wireless, switching and encoding band, broad band ISDN and ATM; Data detection and correction, CRC, Elem Window, Slip, Data link layer in HDLC, I ALOHA, MAC addresses, Carrier sense Ethernet, wireless LANS, Bridges; Netw subnets-Routing algorithm shortest pat Broad cast, Multi cast, distance vector routing. Rotary for mobility, Congestion of Congestion prevention policies. Inter internet and in the ATM Networks; Connection management, TCP and UI Application Layer: Network Security, I Mail; the World WEB, Multi Media.	II Networ ayer: Tra asynchr Link Lay entary F internet, multiple work Lay or routing or routing	rks, Arpane nsmission n ronous com rer: Design i Protocol-sto ATM; Mediu e access, I er: Virtual o g, Flooding, g; Dynamic l Algorithms king: The N ort Layer: pcols; ATM	et, Int media munic issues p and um Ac iere { circuit	terne copp cation s, frai d wa cess 802.) t and archie ting: enera ork la sport Laye	et, Ne per, t ns; N ming ait, S Sub X Sta I Dat Cal ro Broa al Prir ayer t Sei cr Pro	etwork wisted larrow , error Sliding Layer: andard agram outing, adcast nciples in the rvices, otocol;
Course Objective	The objective of the course is to fami advanced computer networks attain PARTICIPATIVE LEARNING.						
Course Outcomes	 On successful completion of this course 1. Summarize the layers of OSI n communication and able to define its 2. Employ different types of protoco and multiple access techniques. 3. Demonstrate Ethernet based w techniques for connecting networks backbone networks. 4. Illustrate transport layer protoco 	nodel, To s functior ols assoc vired & ing devio	CP/IP mode ns. iated with e wireless st ces for LAN	el asso each la candar Ns, Vi	ociato ayer rds a	of OS and (SI mode different
Course Content:							
Module 1	Layered tasks	Quiz	Memory Re based Quiz			8 Sessi	ons
Topics:		l	<u> </u>				
OSI Model, T networks	CP IP Suite, Hybrid Model, Jobs of layers	. Networl	k Models, Ci	ircuit	switc	:hed	

Module 2 DATA LINK CONTROL.	Assignme System Design Task 12 nt / Quiz and Analysis Sessions
-----------------------------	---

Topics: Framing, Flow and error control, Protocols, Noiseless channels and noisy channels HDLC MULTIPLE ACCESSE: MAC Sublayer Random access, Controlled access, Channelisation, wired and wireless protocols, Random access, ALOHA, CSMA, Controlled access

Module 3		Memory Interfacing Task and Analysis	12 ns	Sessio

Topics: Backbone LANs, Connecting devices, Back bone Networks, Virtual LANs Network Layer, Jobs, Ipv4 addresses, Ipv6 addresses, Transition from Ipv4 to Ipv6.

Module 4	Transport layer	Assignme nt	System Design Task and Analysis	09 ns	Sessio

Topics: Process to process Delivery, UDP, TCP, Comparison of UDP and TCP, Domain name system, Resolution, Transport protocols-UDP-user datagram, check sum, operation and uses, TCP-services, features, segment, TCP connection. Overview of Cryptography and IP Security

Targeted Application & Tools that can be used:

Application Area:

Computer networking may be considered a branch of electrical

engineering, telecommunications, computer science, information technology or computer engineering, since it relies upon the theoretical and practical application of the related disciplines.

A computer network facilitates interpersonal communications allowing users to communicate efficiently and easily via various means: email, instant messaging, chat rooms, telephone, video telephone calls, and video conferencing. Providing access to information on shared storage devices is an important feature of many networks. A network allows sharing of files, data, and other types of information giving authorized users the ability to access information stored on other computers on the network

Professionally Used Software: students can use open SOURCE Softwares like NS3 and Ubuntu.

Project work/Assignment:

 Mini Projects: At the end of the course students will be assigned a project work on solving many societal relevant problems in the field of networking.

 Book/Article review: At the end of each module a book reference or an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a project on wearable device applications. They will have to explain/demonstrate the working and discuss the applications for the same. Textbook(s):

Data Communication and Networking, B Forouzan, 5th Ed, TMH 2020.

References

Reference Book(s)

1. Computer Networks, James F. Kurose, Keith W. Ross: Pearson education, 2nd Edition, 2003.

2. Introduction to Data communication and Networking, Wayne Tomasi: Pearson education 2007.

3. Computer Networks, Tanenbaum

Online Resources (e-books, notes, ppts, video lectures etc.):

1. Data Communication and Networking : B Forousan Fifth

Edition < <u>http://www.engppt.com/2009/12/networking-fourozan-ppt-slides.html ></u> 2. Computer Networks 4th Edition Green Scissors < <u>https://apiumhub.com/wp-content/uploads/formidable/10/data-communication-networking-forouzan-lecture-notes.pdf></u>

E-content:

- 1. Computer Communication Network <u>https://doi.org/10.1186/1743-0003-9-21.2.</u>
- 2. Communication Networks, IIT Kharagpur, Prof. Goutam Das
- https://nptel.ac.in/courses/117105148

Topics relevant to "ENTREPRENEURSHIP SKILLS: Framing, Flow and error control, Protocols, Noiseless channels and noisy channels HDLC MULTIPLE ACCESSE: MAC Sublayer Random access, Controlled access, Channelization, wired and wireless protocols for developing ENTREPRENEURSHIP SKILLS through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

Catalogue prepared by	Dr. Divya Rani
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th , Dated 03/08/2022

Course Code:	Course Title: P	ervasive computing				
ECE5004	Type of Course	e: Theory only	L-P-C	3	0	3
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		•		
Version No.	2.0					
Course Pre- requisites	electronic te	Pervasive computing is a combination of three technologies Micro electronic technology, digital communication and internet standardization, basic understanding of these technologies is essential.				
Anti-requisites	NIL	NIL				
Course Description	The purpose of this course is to provide an overview of pervasive computing technologies and its applications. This course highlights the device technology trends and protocols of pervasive computing. The course describes the challenges, opportunities, and devices that can be embedded into real time applications. It demonstrates the students to the design Speech Applications in Pervasive Computing. In this course the student will be able understand and apprehend the advanced real time computing applications.					
Course Objective	-	of the course is to familiarize computing attain <u>ENTREPR</u> E LEARNING.				-
Course Outcomes	On successful completion of this course the students shall be able to:			to:		
	 Demonstrate the concepts of pervasive computing and applications. Apply the knowledge of pervasive computing for web-ba 				nd its o-based	
	 applications. 3) Develop the voice enabled and coding applications using pervasive computing 4) Analise the performance of pervasive computing-based device technologies and speech application 					
				device		
Course Content:						
Module 1	Introduction to Pervasive Computing and its Applications	Quiz	Memory R based Quizzes	Recall	11 se	ssion
Topics:						
Applications, pervisions, pervision connecting issues	vasive Comput and protocols nd booking, Sal	omputing and its application ing devices and Interface s, Application Examples of les force automation, Health	s, device Pervasive	tech Com	nology puting:	trends, Retail,
Module 2	Pervasive Computing and web based	Assignment / Quiz	Programm and Simul task / Me Recall bas	ation mory	12 s	ession

Applications	Quizzes
--------------	---------

Pervasive Computing and web based Applications: - XML and its role in Pervasive Computing - Wireless Application Protocol (WAP) Architecture and Security - Wireless Mark-Up language (WML).

	Device Technologies for Pervasive Computing		Programming Assignment	17 session
--	--	--	---------------------------	------------

Topics:

Device Technologies for Pervasive computing: Hardware, Human-machine interfaces, Biometrics, Operating System, Device Connectivity Protocols, Security, Device Management, Web application concepts for pervasive computing, History, WWW architecture, Protocols, Trans-coding, Client Authentication via the Internet for pervasive computing

Module 4	Speech Applications in Pervasive Computing		Programming Assignment	17 session
----------	---	--	---------------------------	------------

Topics:

Speech Applications in Pervasive Computing and security Voice Technology: Basics of Speech Recognition, Voice standards, Speech Applications, Speech and Pervasive Computing, Security.

List of Laboratory Tasks: Nil

Targeted Application & Tools that can be used:

Targeted Applications: Data analytics, Computer Vision - Image & Video Processing, Speech Recognition, Automatic machine translation, object detection etc.

Professionally Used Software: MATLAB

Project Work/Assignment:

 Article review: At the end of course an article topic will be given to an individual or a group of students. They need to refer the library resources and write a report on their understanding about the assigned article in appropriate format. <u>Presidency University</u> <u>Library Link</u>.

Presentation: There will be a group presentation, where the students will be given a topic. They will have to explain/demonstrate the working and discuss the applications for the same.

4. Project Assignment: - Implementation of various concepts in from pervasive computing.

Text Book(s):

1. Jochen Burkhardt, Dr..Horst Enn, Stefan Hepper, Klaus Rintdorff, Thomas Schack, Pervasive computing technology and architecture of mobile internet application"Published october 13, 2021.

2. Jochen Burkhardt, Horst Henn, Stefan Hepper, Thomas Schaec & Klaus Rindtorff: Pervasive Computing: Technology and Architecture of Mobile Internet Applications, Pearson Education, New Delhi, 2006.

Reference(s):

Reference Book(s):

1. Stefen Poslad: Ubiguitous Computing: Smart Devices, Environments and Interactions, Wiley, Student Edition, 2010.

2. A. Genco, S. Sorce: Pervasive Systems and Ubiquitous Computing, WIT Press, 2012.

3. Ajith Abraham (Ed.): Pervasive Computing, Springer-Verlag, 2012.

4. Guruduth S. Banavar, Norman H. Cohen, Chandra Narayanaswami: Pervasive Computing: An Application-Based Approach, Wiley Interscience, 2012.

5. Frank Adelstein, S K S Gupta, GG Richard & L Schwiebert: Fundamentals of Mobile and Pervasive Computing, Tata McGraw-Hill, New Delhi, 2000.

Online Resources (e-books, notes, ppts, video lectures etc.):

Free online self-paced course :-https://www.classcentral.com/course/wirelesscommunications-7503 2. Online

notes

https://www.iare.ac.in/sites/default/files/lecture notes/IARE WCN NOTES.pdf

NPTEL online video content:- https://onlinecourses.nptel.ac.in/noc21 ee66/preview 3.

Online ppts :- https://www.slideshare.net/manishreddy27/mobile-communication-4. 72543084

5. Online ppts:- https://people.cs.georgetown.edu

E-content:

6. Vandana Dhingra; Anita Arora "Pervasive Computing: Paradigm for New Era Computing", in IEEE First International Conference on Emerging Trends in Engineering and Technology, vol.1, pp349- 359 2008.

https://ieeexplore.ieee.org/document/4079026

Yenumula Venkataramana Reddy "Pervasive Computing: Implications, Opportunities 7. and Challenges for the Society", in IEEE, Pervasive Computing: Implications, Opportunities and Challenges for the Society. Vol.1 2006. https://ieeexplore.ieee.org/abstract/document/4579923

8. Audrey Girouard, AndrewL. Kun, Anne Roudaut, Orit Shaer, "Pervasive computing Education" IEEE Pervasive Computing Volume: 17, Issue: 4, 01 Oct.-Dec. 2018. https://cil.csit.carleton.ca/b/wpcontent/uploads/2019/02/PervasiveComputingEducation-2018.

9. Mahadev Satyanarayanan, Paramvir Bahl, Ramón Cáceres Nigel DaviesThe Case for VM-Based Cloudlets in Mobile Computing 01 -IEEE Pervasive Computing (IEEE)-Vol. 8, Iss: 4, pp 14-23 Oct 2009.

https://typeset.io/papers/the-case-for-vm-based-cloudlets-in-mobile-computing-1rofse2vmh

Topics relevant to "ENTREPRENEURSHIP SKILLS : Pervasive Computing, Applications, pervasive Computing devices and Interfaces, device technology trends, connecting issues and protocols, Hardware, Human-machine interfaces, Biometrics, Operating System, Device Connectivity Protocols, Security, Device Management, Web application concepts for pervasive computing for developing ENTREPRENEURSHIP SKILLS through Participative Learning techniques. This is attained through assessment component mentioned in course handout.

:-

Catalogue prepared by	Mrs. Manaswini R
Recommended by the Board of Studies on	BOS NO: 15th BOS held on 28/07/2022
Date of Approval by the Academic Council	Academic Council Meeting No. 18th , Dated 03/08/2022

Ittagalpura, Rajanukunte, Yelahanka, Bengaluru 560 119